Yangyu Chen f6ce48f5b8 chacha-riscv64-v-zbb.pl: better format ... This patch merged the `add` and `xor` part of chacha_sub_round, which are same in RISC-V Vector only and Zvkb implementation. There is no change to the generated ASM code except for the indent. Signed-off-by: Yangyu Chen <cyy@cyyself.name> Reviewed-by: Paul Dale <ppzgs1@gmail.com> Reviewed-by: Tomas Mraz <tomas@openssl.org> (Merged from https://github.com/openssl/openssl/pull/24069)		2024-05-08 11:10:45 +02:00
..
chacha-armv4.pl
chacha-armv8-sve.pl
chacha-armv8.pl
chacha-c64xplus.pl
chacha-ia64.pl
chacha-loongarch64.pl	Copyright year updates	2024-04-09 13:43:26 +02:00
chacha-ppc.pl
chacha-riscv64-v-zbb.pl	chacha-riscv64-v-zbb.pl: better format	2024-05-08 11:10:45 +02:00
chacha-s390x.pl
chacha-x86_64.pl	Unable to run asm code on OpenBSD (amd64)	2024-04-17 09:38:06 +02:00
chacha-x86.pl
chachap10-ppc.pl	Remove repetitive words	2024-04-16 09:07:05 +02:00