mirror of
https://github.com/openssl/openssl.git
synced 2025-03-01 19:28:10 +08:00
98ad3fe82b
To support Intel CET, all indirect branch targets must start with endbranch. Here is a patch to add endbranch to function entries in x86_64 assembly codes which are indirect branch targets as discovered by running openssl testsuite on Intel CET machine and visual inspection. Verified with $ CC="gcc -Wl,-z,cet-report=error" ./Configure shared linux-x86_64 -fcf-protection $ make $ make test and $ CC="gcc -mx32 -Wl,-z,cet-report=error" ./Configure shared linux-x32 -fcf-protection $ make $ make test # <<< passed with https://github.com/openssl/openssl/pull/10988 Reviewed-by: Tomas Mraz <tmraz@fedoraproject.org> Reviewed-by: Richard Levitte <levitte@openssl.org> (Merged from https://github.com/openssl/openssl/pull/10982) |
||
|---|---|---|
| .. | ||
| aes-586.pl | ||
| aes-armv4.pl | ||
| aes-c64xplus.pl | ||
| aes-ia64.S | ||
| aes-mips.pl | ||
| aes-parisc.pl | ||
| aes-ppc.pl | ||
| aes-s390x.pl | ||
| aes-sparcv9.pl | ||
| aes-x86_64.pl | ||
| aesfx-sparcv9.pl | ||
| aesni-mb-x86_64.pl | ||
| aesni-sha1-x86_64.pl | ||
| aesni-sha256-x86_64.pl | ||
| aesni-x86_64.pl | ||
| aesni-x86.pl | ||
| aesp8-ppc.pl | ||
| aest4-sparcv9.pl | ||
| aesv8-armx.pl | ||
| bsaes-armv7.pl | ||
| bsaes-x86_64.pl | ||
| vpaes-armv8.pl | ||
| vpaes-ppc.pl | ||
| vpaes-x86_64.pl | ||
| vpaes-x86.pl | ||