mirror of
https://github.com/openssl/openssl.git
synced 2025-03-07 19:38:33 +08:00
26217510d2
ARM Cortex-A57 and Cortex-A72 cores running in 32-bit mode are affected by silicon errata #1742098 [0] and #1655431 [1], respectively, where the second instruction of a AES instruction pair may execute twice if an interrupt is taken right after the first instruction consumes an input register of which a single 32-bit lane has been updated the last time it was modified. This is not such a rare occurrence as it may seem: in counter mode, only the least significant 32-bit word is incremented in the absence of a carry, which makes our counter mode implementation susceptible to these errata. So let's shuffle the counter assignments around a bit so that the most recent updates when the AES instruction pair executes are 128-bit wide. [0] ARM-EPM-049219 v23 Cortex-A57 MPCore Software Developers Errata Notice [1] ARM-EPM-012079 v11.0 Cortex-A72 MPCore Software Developers Errata Notice Signed-off-by: Ard Biesheuvel <ard.biesheuvel@arm.com> Reviewed-by: Paul Dale <paul.dale@oracle.com> Reviewed-by: Tomas Mraz <tmraz@fedoraproject.org> (Merged from https://github.com/openssl/openssl/pull/13504) |
||
|---|---|---|
| .. | ||
| asm | ||
| aes_cbc.c | ||
| aes_cfb.c | ||
| aes_core.c | ||
| aes_ecb.c | ||
| aes_ige.c | ||
| aes_local.h | ||
| aes_misc.c | ||
| aes_ofb.c | ||
| aes_wrap.c | ||
| aes_x86core.c | ||
| build.info | ||