mirror of
https://github.com/openssl/openssl.git
synced 2024-12-27 06:21:43 +08:00
cdea67193d
The RISC-V vector extension comes with an implementation-defined number of bits per vector register (VLEN), which can be read out at run-time using the CSR 'vlenb' (which returns VLEN/8) followed by a multiplication by 8 (to convert bytes to bits). This patch introduces a RISC-V capability 'V' to specify the availability of the vector extension. If this extension is found at run-time, then we read out VLEN as described above and cache it. Caching ensures that we only read the CSR once at startup. This is necessary because reading out CSR can be expensive (e.g. if CSR readout is implemented using trap-and-emulate). Follow-up patches can make use of VLEN and chose the best strategy based on the available length of the vector registers. Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu> Reviewed-by: Tomas Mraz <tomas@openssl.org> Reviewed-by: Paul Dale <pauli@openssl.org> Reviewed-by: Hugo Landau <hlandau@openssl.org> (Merged from https://github.com/openssl/openssl/pull/21923)
99 lines
2.3 KiB
C
99 lines
2.3 KiB
C
/*
|
|
* Copyright 2022 The OpenSSL Project Authors. All Rights Reserved.
|
|
*
|
|
* Licensed under the Apache License 2.0 (the "License"). You may not use
|
|
* this file except in compliance with the License. You can obtain a copy
|
|
* in the file LICENSE in the source distribution or at
|
|
* https://www.openssl.org/source/license.html
|
|
*/
|
|
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <ctype.h>
|
|
#include <stdint.h>
|
|
#include <openssl/crypto.h>
|
|
#include "internal/cryptlib.h"
|
|
|
|
#define OPENSSL_RISCVCAP_IMPL
|
|
#include "crypto/riscv_arch.h"
|
|
|
|
extern size_t riscv_vlen_asm(void);
|
|
|
|
static void parse_env(const char *envstr);
|
|
static void strtoupper(char *str);
|
|
|
|
static size_t vlen = 0;
|
|
|
|
uint32_t OPENSSL_rdtsc(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
size_t OPENSSL_instrument_bus(unsigned int *out, size_t cnt)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
size_t OPENSSL_instrument_bus2(unsigned int *out, size_t cnt, size_t max)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static void strtoupper(char *str)
|
|
{
|
|
for (char *x = str; *x; ++x)
|
|
*x = toupper(*x);
|
|
}
|
|
|
|
/* parse_env() parses a RISC-V architecture string. An example of such a string
|
|
* is "rv64gc_zba_zbb_zbc_zbs". Currently, the rv64gc part is ignored
|
|
* and we simply search for "_[extension]" in the arch string to see if we
|
|
* should enable a given extension.
|
|
*/
|
|
#define BUFLEN 256
|
|
static void parse_env(const char *envstr)
|
|
{
|
|
char envstrupper[BUFLEN];
|
|
char buf[BUFLEN];
|
|
|
|
/* Convert env str to all uppercase */
|
|
OPENSSL_strlcpy(envstrupper, envstr, sizeof(envstrupper));
|
|
strtoupper(envstrupper);
|
|
|
|
for (size_t i = 0; i < kRISCVNumCaps; ++i) {
|
|
/* Prefix capability with underscore in preparation for search */
|
|
BIO_snprintf(buf, BUFLEN, "_%s", RISCV_capabilities[i].name);
|
|
if (strstr(envstrupper, buf) != NULL) {
|
|
/* Match, set relevant bit in OPENSSL_riscvcap_P[] */
|
|
OPENSSL_riscvcap_P[RISCV_capabilities[i].index] |=
|
|
(1 << RISCV_capabilities[i].bit_offset);
|
|
}
|
|
}
|
|
}
|
|
|
|
size_t riscv_vlen(void)
|
|
{
|
|
return vlen;
|
|
}
|
|
|
|
# if defined(__GNUC__) && __GNUC__>=2
|
|
__attribute__ ((constructor))
|
|
# endif
|
|
void OPENSSL_cpuid_setup(void)
|
|
{
|
|
char *e;
|
|
static int trigger = 0;
|
|
|
|
if (trigger != 0)
|
|
return;
|
|
trigger = 1;
|
|
|
|
if ((e = getenv("OPENSSL_riscvcap"))) {
|
|
parse_env(e);
|
|
}
|
|
|
|
if (RISCV_HAS_V()) {
|
|
vlen = riscv_vlen_asm();
|
|
}
|
|
}
|