mirror of
https://github.com/netwide-assembler/nasm.git
synced 2024-12-15 09:09:58 +08:00
55dc058356
Document CPU LATEVEX and the associated prefixes; add CPU EVEX and CPU VEX flags to further control encodings. Fix the error message for invalid encodings due to flags. Signed-off-by: H. Peter Anvin <hpa@zytor.com>
72 lines
1.5 KiB
NASM
72 lines
1.5 KiB
NASM
bits 64
|
|
|
|
%define YMMWORD yword
|
|
|
|
vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
vpmadd52luq ymm16,ymm1,YMMWORD[32+rsi]
|
|
vpmadd52luq ymm17,ymm1,YMMWORD[64+rsi]
|
|
vpmadd52luq ymm18,ymm1,YMMWORD[96+rsi]
|
|
vpmadd52luq ymm19,ymm1,YMMWORD[128+rsi]
|
|
|
|
vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
vpmadd52luq ymm16,ymm2,YMMWORD[32+rcx]
|
|
vpmadd52luq ymm17,ymm2,YMMWORD[64+rcx]
|
|
vpmadd52luq ymm18,ymm2,YMMWORD[96+rcx]
|
|
vpmadd52luq ymm19,ymm2,YMMWORD[128+rcx]
|
|
|
|
{vex} vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
{vex} vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
cpu latevex
|
|
|
|
vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
vpmadd52luq ymm16,ymm1,YMMWORD[32+rsi]
|
|
vpmadd52luq ymm17,ymm1,YMMWORD[64+rsi]
|
|
vpmadd52luq ymm18,ymm1,YMMWORD[96+rsi]
|
|
vpmadd52luq ymm19,ymm1,YMMWORD[128+rsi]
|
|
|
|
vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
vpmadd52luq ymm16,ymm2,YMMWORD[32+rcx]
|
|
vpmadd52luq ymm17,ymm2,YMMWORD[64+rcx]
|
|
vpmadd52luq ymm18,ymm2,YMMWORD[96+rcx]
|
|
vpmadd52luq ymm19,ymm2,YMMWORD[128+rcx]
|
|
|
|
cpu default
|
|
|
|
vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
cpu noevex
|
|
|
|
vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
%ifdef ERROR
|
|
vpmadd52luq ymm19,ymm2,YMMWORD[128+rcx]
|
|
%endif
|
|
|
|
cpu evex,novex,latevex
|
|
|
|
vpmadd52luq ymm3,ymm1,YMMWORD[rsi]
|
|
vpmadd52luq ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
cpu default
|
|
|
|
vaddps ymm3,ymm1,YMMWORD[rsi]
|
|
vaddps ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
cpu novex
|
|
|
|
vaddps ymm3,ymm1,YMMWORD[rsi]
|
|
vaddps ymm3,ymm2,YMMWORD[rcx]
|
|
|
|
%ifdef ERROR
|
|
cpu noevex
|
|
|
|
vaddps ymm3,ymm1,YMMWORD[rsi]
|
|
vaddps ymm3,ymm2,YMMWORD[rcx]
|
|
%endif
|
|
|
|
{vex} vaddps ymm3,ymm1,YMMWORD[rsi]
|
|
{vex} vaddps ymm3,ymm2,YMMWORD[rcx]
|