mirror of
https://github.com/netwide-assembler/nasm.git
synced 2025-03-31 18:20:22 +08:00
Corrected uD# documentation
This commit is contained in:
parent
395fc34155
commit
7ad24f6581
@ -12541,14 +12541,14 @@ purposes.
|
||||
\c{UD0} is specifically documented by AMD as being reserved for this
|
||||
purpose.
|
||||
|
||||
\c{UD1} is specifically documented by Intel as being reserved for this
|
||||
purpose.
|
||||
\c{UD1} is documented by Intel as being available for this purpose.
|
||||
|
||||
\c{UD2} is mentioned by Intel as being available, but is not mentioned
|
||||
as reserved.
|
||||
\c{UD2} is specifically documented by Intel as being reserved for this
|
||||
purpose. Intel document this as the preferred method of generating an
|
||||
invalid opcode exception.
|
||||
|
||||
All these opcodes can be used to generate invalid opcode exceptions on
|
||||
all processors that are available at the current time.
|
||||
all currently available processors.
|
||||
|
||||
|
||||
\S{insUMOV} \i\c{UMOV}: User Move Data
|
||||
|
Loading…
x
Reference in New Issue
Block a user