Joe Ramsay 5a4b6f8e4b aarch64: Optimise vecmath logs
* Transpose table layout for improved memory access
* Use half-vector special comparisons for AdvSIMD
* Improve register use near special-case branches
  - Due to the presence of a function call, return value would get
    mov-d out of x0 in order to facilitate PCS. By moving the final
    computation after the branch this can be avoided

Also change SVE routines to use overloaded intrinsics for readability.
2023-10-05 16:54:16 +01:00
..
2023-10-05 16:54:16 +01:00
2023-07-17 10:08:10 -04:00
2021-01-07 15:26:26 +00:00
2023-01-17 15:09:18 +00:00
2023-01-17 15:09:18 +00:00
2023-01-17 15:09:18 +00:00
2023-01-17 15:09:18 +00:00
2023-01-17 15:09:18 +00:00
2023-01-17 15:09:18 +00:00
2022-10-28 11:14:54 +01:00