mirror/glibc
2
0
Fork 0
mirror of git://sourceware.org/git/glibc.git synced 2024-11-21 01:12:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

Fix cfa offset for saved registers in PPC sqrt implementations.

Browse Source
This commit is contained in:
Andreas Schwab 2009-06-24 11:36:57 -07:00 committed by Ulrich Drepper
parent 7a7c2c2465
commit 3f241d7584
5 changed files with 16 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
ChangeLog
View File

@ -1,3 +1,11 @@
2009-06-24 Andreas Schwab <aschwab@redhat.com>
* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrtf.S: Fix cfa offset
for saved registers.
* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrt.S: Likewise.
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrtf.S: Likewise.
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrt.S: Likewise.
2009-06-23 Andreas Schwab <aschwab@redhat.com>
* time/tzfile.c (__tzfile_read): Don't use an empty TZ string.

4
sysdeps/powerpc/powerpc32/power4/fpu/w_sqrt.S
View File

@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1

4
sysdeps/powerpc/powerpc32/power4/fpu/w_sqrtf.S
View File

@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1

4
sysdeps/powerpc/powerpc32/power5/fpu/w_sqrt.S
View File

@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1

4
sysdeps/powerpc/powerpc32/power5/fpu/w_sqrtf.S
View File

@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
fmr fp12,fp2
stw r0,20(r1)
stw r30,8(r1)
cfi_offset(lr,20)
cfi_offset(r30,8)
cfi_offset(lr,20-16)
cfi_offset(r30,8-16)
#ifdef SHARED
# ifdef HAVE_ASM_PPC_REL16
bcl 20,31,.LCF1