mirror/glibc
2
0
Fork 0
mirror of git://sourceware.org/git/glibc.git synced 2025-01-18 12:16:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

AArch64: Rename IS_ARES to IS_NEOVERSE_N1

Browse Source 
Rename IS_ARES to IS_NEOVERSE_N1 since that is a bit clearer.

Reviewed-by: Carlos O'Donell <carlos@redhat.com>
This commit is contained in:
Wilco Dijkstra 2020-07-15 16:58:07 +01:00
parent 4a733bf375
commit 0f6278a879
3 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sysdeps/aarch64/multiarch/memcpy.c
View File

@ -41,7 +41,9 @@ libc_ifunc (__libc_memcpy,
? __memcpy_falkor
: (IS_THUNDERX2 (midr) || IS_THUNDERX2PA (midr)
? __memcpy_thunderx2
: (IS_ARES (midr) ? __memcpy_simd : __memcpy_generic)))));
: (IS_NEOVERSE_N1 (midr)
? __memcpy_simd
: __memcpy_generic)))));
# undef memcpy
strong_alias (__libc_memcpy, memcpy);

4
sysdeps/aarch64/multiarch/memmove.c
View File

@ -41,7 +41,9 @@ libc_ifunc (__libc_memmove,
? __memmove_falkor
: (IS_THUNDERX2 (midr) || IS_THUNDERX2PA (midr)
? __memmove_thunderx2
: (IS_ARES (midr) ? __memmove_simd : __memmove_generic)))));
: (IS_NEOVERSE_N1 (midr)
? __memmove_simd
: __memmove_generic)))));
# undef memmove
strong_alias (__libc_memmove, memmove);

4
sysdeps/unix/sysv/linux/aarch64/cpu-features.h
View File

@ -52,8 +52,8 @@
#define IS_PHECDA(midr) (MIDR_IMPLEMENTOR(midr) == 'h' \
&& MIDR_PARTNUM(midr) == 0x000)
#define IS_ARES(midr) (MIDR_IMPLEMENTOR(midr) == 'A' \
&& MIDR_PARTNUM(midr) == 0xd0c)
#define IS_NEOVERSE_N1(midr) (MIDR_IMPLEMENTOR(midr) == 'A' \
&& MIDR_PARTNUM(midr) == 0xd0c)
#define IS_EMAG(midr) (MIDR_IMPLEMENTOR(midr) == 'P' \
&& MIDR_PARTNUM(midr) == 0x000)