mirror of
git://sourceware.org/git/glibc.git
synced 2024-11-27 03:41:23 +08:00
[AArch64] Add ifunc support for Ares
Add Ares to the midr_el0 list and support ifunc dispatch. Since Ares supports 2 128-bit loads/stores, use Neon registers for memcpy by selecting __memcpy_falkor by default (we should rename this to __memcpy_simd or similar). * manual/tunables.texi (glibc.cpu.name): Add ares tunable. * sysdeps/aarch64/multiarch/memcpy.c (__libc_memcpy): Use __memcpy_falkor for ares. * sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_ARES): Add new define. * sysdeps/unix/sysv/linux/aarch64/cpu-features.c (cpu_list): Add ares cpu.
This commit is contained in:
parent
69da3c9e87
commit
02f440c1ef
10
ChangeLog
10
ChangeLog
@ -1,3 +1,13 @@
|
||||
2019-01-09 Wilco Dijkstra <wdijkstr@arm.com>
|
||||
|
||||
* manual/tunables.texi (glibc.cpu.name): Add ares tunable.
|
||||
* sysdeps/aarch64/multiarch/memcpy.c (__libc_memcpy): Use
|
||||
__memcpy_falkor for ares.
|
||||
* sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_ARES):
|
||||
Add new define.
|
||||
* sysdeps/unix/sysv/linux/aarch64/cpu-features.c (cpu_list):
|
||||
Add ares cpu.
|
||||
|
||||
2019-01-07 H.J. Lu <hongjiu.lu@intel.com>
|
||||
|
||||
[BZ #24066]
|
||||
|
@ -360,7 +360,7 @@ This tunable is specific to powerpc, powerpc64 and powerpc64le.
|
||||
The @code{glibc.cpu.name=xxx} tunable allows the user to tell @theglibc{} to
|
||||
assume that the CPU is @code{xxx} where xxx may have one of these values:
|
||||
@code{generic}, @code{falkor}, @code{thunderxt88}, @code{thunderx2t99},
|
||||
@code{thunderx2t99p1}.
|
||||
@code{thunderx2t99p1}, @code{ares}.
|
||||
|
||||
This tunable is specific to aarch64.
|
||||
@end deftp
|
||||
|
@ -36,7 +36,7 @@ extern __typeof (__redirect_memcpy) __memcpy_falkor attribute_hidden;
|
||||
libc_ifunc (__libc_memcpy,
|
||||
(IS_THUNDERX (midr)
|
||||
? __memcpy_thunderx
|
||||
: (IS_FALKOR (midr) || IS_PHECDA (midr)
|
||||
: (IS_FALKOR (midr) || IS_PHECDA (midr) || IS_ARES (midr)
|
||||
? __memcpy_falkor
|
||||
: (IS_THUNDERX2 (midr) || IS_THUNDERX2PA (midr)
|
||||
? __memcpy_thunderx2
|
||||
|
@ -36,6 +36,7 @@ static struct cpu_list cpu_list[] = {
|
||||
{"thunderx2t99", 0x431F0AF0},
|
||||
{"thunderx2t99p1", 0x420F5160},
|
||||
{"phecda", 0x680F0000},
|
||||
{"ares", 0x411FD0C0},
|
||||
{"generic", 0x0}
|
||||
};
|
||||
|
||||
|
@ -51,6 +51,8 @@
|
||||
|
||||
#define IS_PHECDA(midr) (MIDR_IMPLEMENTOR(midr) == 'h' \
|
||||
&& MIDR_PARTNUM(midr) == 0x000)
|
||||
#define IS_ARES(midr) (MIDR_IMPLEMENTOR(midr) == 'A' \
|
||||
&& MIDR_PARTNUM(midr) == 0xd0c)
|
||||
|
||||
struct cpu_features
|
||||
{
|
||||
|
Loading…
Reference in New Issue
Block a user