glibc/sysdeps/mips/dec/bytesex.h

5 lines
137 B
C
Raw Normal View History

1994-07-16 12:43:42 +08:00
/* The MIPS architecture has selectable endianness.
The DECstation uses little-endian mode. */
#define __BYTE_ORDER __LITTLE_ENDIAN