mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-10 01:40:47 +08:00
Code Issues Packages Projects Releases Wiki Activity

pa.md (absqi2, [...]): New.

Browse Source 
* config/pa/pa.md (absqi2, absghi2, bswaphi2, bswapsi2, bswapdi2): New.

From-SVN: r233414
This commit is contained in:
John David Anglin 2016-02-14 18:26:00 +00:00
parent 1e6025b653
commit fe4f432a9c
2 changed files with 44 additions and 0 deletions
gcc
ChangeLog
config/pa
pa.md

4
gcc/ChangeLog

@ -1,3 +1,7 @@
2016-02-14 John David Anglin <danglin@gcc.gnu.org>
* config/pa/pa.md (absqi2, absghi2, bswaphi2, bswapsi2, bswapdi2): New.
2016-02-14 Venkataramanan Kumar <venkataramanan.kumar@amd.com>
* config/i386/znver1.md

40
gcc/config/pa/pa.md

@ -1179,6 +1179,22 @@
[(set_attr "type" "multi,multi")
(set_attr "length" "8,8")])
(define_insn "absqi2"
[(set (match_operand:QI 0 "register_operand" "=r")
(abs:QI (match_operand:QI 1 "register_operand" "r")))]
""
"{extrs|extrw,s},>= %1,31,8,%0\;subi 0,%0,%0"
[(set_attr "type" "multi")
(set_attr "length" "8")])
(define_insn "abshi2"
[(set (match_operand:HI 0 "register_operand" "=r")
(abs:HI (match_operand:HI 1 "register_operand" "r")))]
""
"{extrs|extrw,s},>= %1,31,16,%0\;subi 0,%0,%0"
[(set_attr "type" "multi")
(set_attr "length" "8")])
(define_insn "abssi2"
[(set (match_operand:SI 0 "register_operand" "=r")
(abs:SI (match_operand:SI 1 "register_operand" "r")))]
@ -1195,6 +1211,30 @@
[(set_attr "type" "multi")
(set_attr "length" "8")])
(define_insn "bswaphi2"
[(set (match_operand:HI 0 "register_operand" "=&r")
(bswap:HI (match_operand:HI 1 "register_operand" "r")))]
""
"{extru|extrw,u} %1,23,8,%0\;{dep|depw} %1,23,8,%0"
[(set_attr "type" "multi")
(set_attr "length" "8")])
(define_insn "bswapsi2"
[(set (match_operand:SI 0 "register_operand" "=&r")
(bswap:SI (match_operand:SI 1 "register_operand" "r")))]
""
"{shd|shrpw} %1,%1,16,%0\;{dep|depw} %0,15,8,%0\;{shd|shrpw} %1,%0,8,%0"
[(set_attr "type" "multi")
(set_attr "length" "12")])
(define_insn "bswapdi2"
[(set (match_operand:DI 0 "register_operand" "=&r")
(bswap:DI (match_operand:DI 1 "register_operand" "+r")))]
"TARGET_64BIT"
"permh,3210 %1,%1\;hshl %1,8,%0\;hshr,u %1,8,%1\;or %0,%1,%0"
[(set_attr "type" "multi")
(set_attr "length" "16")])
;;; Experimental conditional move patterns
(define_expand "movsicc"