mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-23 14:11:05 +08:00
Code Issues Packages Projects Releases Wiki Activity

constraints.md (ks): New constraint.

Browse Source 
gcc/
	* config/mips/constraints.md (ks): New constraint.
	* config/mips/mips.md (*add<mode>3_sp1, *add<mode>3_sp2): Fold into...
	(*add<mode>3_mips16): ...here and fix their length calculations.

From-SVN: r126842
This commit is contained in:
Richard Sandiford 2007-07-23 12:04:48 +00:00 committed by Richard Sandiford
parent 8b16d23143
commit f348741d28
3 changed files with 25 additions and 33 deletions

6
gcc/ChangeLog

@ -1,3 +1,9 @@
2007-07-23 Richard Sandiford <richard@codesourcery.com>
* config/mips/constraints.md (ks): New constraint.
* config/mips/mips.md (*add<mode>3_sp1, *add<mode>3_sp2): Fold into...
(*add<mode>3_mips16): ...here and fix their length calculations.
2007-07-21 Uros Bizjak <ubizjak@gmail.com>
* optabs.h (enum optab_index): Add new OTI_signbit.

7
gcc/config/mips/constraints.md

@ -83,6 +83,13 @@
;; but the DSPr2 version allows any accumulator target.
(define_register_constraint "ka" "TARGET_DSPR2 ? ACC_REGS : MD_REGS")
;; This is a normal rather than a register constraint because we can
;; never use the stack pointer as a reload register.
(define_constraint "ks"
"@internal"
(and (match_code "reg")
(match_test "REGNO (op) == STACK_POINTER_REGNUM")))
;; Integer constraints
(define_constraint "I"

45
gcc/config/mips/mips.md

@ -739,47 +739,27 @@
[(set_attr "type" "arith")
(set_attr "mode" "<MODE>")])
;; We need to recognize MIPS16 stack pointer additions explicitly, since
;; we don't have a constraint for $sp. These insns will be generated by
;; the save_restore_insns functions.
(define_insn "*add<mode>3_sp1"
[(set (reg:GPR 29)
(plus:GPR (reg:GPR 29)
(match_operand:GPR 0 "const_arith_operand" "")))]
"TARGET_MIPS16"
"<d>addiu\t%$,%$,%0"
[(set_attr "type" "arith")
(set_attr "mode" "<MODE>")
(set (attr "length") (if_then_else (match_operand 0 "m16_simm8_8")
(const_int 4)
(const_int 8)))])
(define_insn "*add<mode>3_sp2"
[(set (match_operand:GPR 0 "register_operand" "=d")
(plus:GPR (reg:GPR 29)
(match_operand:GPR 1 "const_arith_operand" "")))]
"TARGET_MIPS16"
"<d>addiu\t%0,%$,%1"
[(set_attr "type" "arith")
(set_attr "mode" "<MODE>")
(set (attr "length") (if_then_else (match_operand 1 "m16_uimm<si8_di5>_4")
(const_int 4)
(const_int 8)))])
(define_insn "*add<mode>3_mips16"
[(set (match_operand:GPR 0 "register_operand" "=d,d,d")
(plus:GPR (match_operand:GPR 1 "register_operand" "0,d,d")
(match_operand:GPR 2 "arith_operand" "Q,O,d")))]
[(set (match_operand:GPR 0 "register_operand" "=ks,d,d,d,d")
(plus:GPR (match_operand:GPR 1 "register_operand" "ks,ks,0,d,d")
(match_operand:GPR 2 "arith_operand" "Q,Q,Q,O,d")))]
"TARGET_MIPS16"
"@
<d>addiu\t%0,%2
<d>addiu\t%0,%1,%2
<d>addiu\t%0,%2
<d>addiu\t%0,%1,%2
<d>addu\t%0,%1,%2"
[(set_attr "type" "arith")
(set_attr "mode" "<MODE>")
(set_attr_alternative "length"
[(if_then_else (match_operand 2 "m16_simm<si8_di5>_1")
[(if_then_else (match_operand 2 "m16_simm8_8")
(const_int 4)
(const_int 8))
(if_then_else (match_operand 2 "m16_uimm<si8_di5>_4")
(const_int 4)
(const_int 8))
(if_then_else (match_operand 2 "m16_simm<si8_di5>_1")
(const_int 4)
(const_int 8))
(if_then_else (match_operand 2 "m16_simm4_1")
@ -787,7 +767,6 @@
(const_int 8))
(const_int 4)])])
;; On the mips16, we can sometimes split an add of a constant which is
;; a 4 byte instruction into two adds which are both 2 byte
;; instructions. There are two cases: one where we are adding a