mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-19 14:19:15 +08:00
Code Issues Packages Projects Releases Wiki Activity

[AArch64] Improve SIMD store of zero.

Browse Source 
This patch changes patterns in aarch64-simd.md to replace

    movi    v0.4s, 0
    str    q0, [x0, 16]

With:

    stp xzr, xzr, [x0, 16]

When we are storing zeros to vectors like this:

    void f(uint32x4_t *p) {
      uint32x4_t x = { 0, 0, 0, 0};
      p[1] = x;
    }

gcc/
2017-08-17  Jackson Woodruff  <jackson.woodruff@arm.com>

	* aarch64-simd.md (mov<mode>): No longer force zero immediate into
	register.
	(*aarch64_simd_mov<mode>): Add new case for stp	using zero immediate.

gcc/testsuite/
2017-08-17  Jackson Woodruff  <jackson.woodruff@arm.com>

	* gcc.target/aarch64/simd/vect_str_zero.c: New testcase.

From-SVN: r251149
This commit is contained in:
Jackson Woodruff 2017-08-17 12:54:10 +00:00 committed by Richard Earnshaw
parent 0fc81d78f9
commit ea58eb88d9
4 changed files with 60 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2017-08-17 Jackson Woodruff <jackson.woodruff@arm.com>
* aarch64-simd.md (mov<mode>): No longer force zero immediate into
register.
(*aarch64_simd_mov<mode>): Add new case for stp using zero immediate.
2017-08-17 Richard Biener <rguenther@suse.de>
* tree-ssa-structalias.c (solve_graph): When propagating

50
gcc/config/aarch64/aarch64-simd.md
View File

@ -23,7 +23,10 @@
(match_operand:VALL_F16 1 "general_operand" ""))]
"TARGET_SIMD"
"
if (GET_CODE (operands[0]) == MEM)
if (GET_CODE (operands[0]) == MEM
&& !(aarch64_simd_imm_zero (operands[1], <MODE>mode)
&& aarch64_legitimate_address_p (<MODE>mode, operands[0],
PARALLEL, 1)))
operands[1] = force_reg (<MODE>mode, operands[1]);
"
)
@ -94,63 +97,66 @@
(define_insn "*aarch64_simd_mov<mode>"
[(set (match_operand:VD 0 "nonimmediate_operand"
"=w, m, w, ?r, ?w, ?r, w")
"=w, m, m, w, ?r, ?w, ?r, w")
(match_operand:VD 1 "general_operand"
"m, w, w, w, r, r, Dn"))]
"m, Dz, w, w, w, r, r, Dn"))]
"TARGET_SIMD
&& (register_operand (operands[0], <MODE>mode)
|| register_operand (operands[1], <MODE>mode))"
|| aarch64_simd_reg_or_zero (operands[1], <MODE>mode))"
{
switch (which_alternative)
{
case 0: return "ldr\\t%d0, %1";
case 1: return "str\\t%d1, %0";
case 2: return "mov\t%0.<Vbtype>, %1.<Vbtype>";
case 3: return "umov\t%0, %1.d[0]";
case 4: return "fmov\t%d0, %1";
case 5: return "mov\t%0, %1";
case 6:
case 0: return "ldr\t%d0, %1";
case 1: return "str\txzr, %0";
case 2: return "str\t%d1, %0";
case 3: return "mov\t%0.<Vbtype>, %1.<Vbtype>";
case 4: return "umov\t%0, %1.d[0]";
case 5: return "fmov\t%d0, %1";
case 6: return "mov\t%0, %1";
case 7:
return aarch64_output_simd_mov_immediate (operands[1],
<MODE>mode, 64);
default: gcc_unreachable ();
}
}
[(set_attr "type" "neon_load1_1reg<q>, neon_store1_1reg<q>,\
[(set_attr "type" "neon_load1_1reg<q>, neon_stp, neon_store1_1reg<q>,\
neon_logic<q>, neon_to_gp<q>, f_mcr,\
mov_reg, neon_move<q>")]
)
(define_insn "*aarch64_simd_mov<mode>"
[(set (match_operand:VQ 0 "nonimmediate_operand"
"=w, m, w, ?r, ?w, ?r, w")
"=w, Ump, m, w, ?r, ?w, ?r, w")
(match_operand:VQ 1 "general_operand"
"m, w, w, w, r, r, Dn"))]
"m, Dz, w, w, w, r, r, Dn"))]
"TARGET_SIMD
&& (register_operand (operands[0], <MODE>mode)
|| register_operand (operands[1], <MODE>mode))"
|| aarch64_simd_reg_or_zero (operands[1], <MODE>mode))"
{
switch (which_alternative)
{
case 0:
return "ldr\\t%q0, %1";
return "ldr\t%q0, %1";
case 1:
return "str\\t%q1, %0";
return "stp\txzr, xzr, %0";
case 2:
return "mov\t%0.<Vbtype>, %1.<Vbtype>";
return "str\t%q1, %0";
case 3:
return "mov\t%0.<Vbtype>, %1.<Vbtype>";
case 4:
case 5:
return "#";
case 6:
return "#";
case 7:
return aarch64_output_simd_mov_immediate (operands[1], <MODE>mode, 128);
default:
gcc_unreachable ();
}
}
[(set_attr "type" "neon_load1_1reg<q>, neon_store1_1reg<q>,\
neon_logic<q>, multiple, multiple, multiple,\
neon_move<q>")
(set_attr "length" "4,4,4,8,8,8,4")]
neon_stp, neon_logic<q>, multiple, multiple,\
multiple, neon_move<q>")
(set_attr "length" "4,4,4,4,8,8,8,4")]
)
;; When storing lane zero we can use the normal STR and its more permissive

4
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
2017-08-17 Jackson Woodruff <jackson.woodruff@arm.com>
* gcc.target/aarch64/simd/vect_str_zero.c: New testcase.
2017-08-17 Tom de Vries <tom@codesourcery.com>
* gcc.dg/ipa/pr81696.c: Require effective target nonlocal_goto.

22
gcc/testsuite/gcc.target/aarch64/simd/vect_str_zero.c Normal file
View File

@ -0,0 +1,22 @@
/* { dg-do compile } */
/* { dg-options "-O1" } */
#include <arm_neon.h>
void
f (uint32x4_t *p)
{
uint32x4_t x = { 0, 0, 0, 0};
p[1] = x;
/* { dg-final { scan-assembler "stp\txzr, xzr," } } */
}
void
g (float32x2_t *p)
{
float32x2_t x = {0.0, 0.0};
p[0] = x;
/* { dg-final { scan-assembler "str\txzr, " } } */
}