mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-18 18:51:24 +08:00
Code Issues Packages Projects Releases Wiki Activity

(rot[lr][shq]i3): Allow 'N', 'O' or 'P' operands.

Browse Source 
From-SVN: r13524
This commit is contained in:
Richard Kenner 1997-01-19 17:17:16 -05:00
parent a388a7aa66
commit e62db39c0a
1 changed files with 58 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

67
gcc/config/m68k/m68k.md
View File

@ -64,6 +64,9 @@
;;- 'K' all integers EXCEPT -128 .. 127
;;- 'L' -8 .. -1
;;- 'M' all integers EXCEPT -256 .. 255
;;- 'N' 24 .. 31
;;- 'O' 16
;;- 'P' 8 .. 15
;;- Assembler specs:
;;- "%." size separator ("." or "") move%.l d0,d1
@ -4712,38 +4715,84 @@
(define_insn "rotlsi3"
[(set (match_operand:SI 0 "register_operand" "=d")
(rotate:SI (match_operand:SI 1 "register_operand" "0")
(match_operand:SI 2 "general_operand" "dI")))]
(match_operand:SI 2 "general_operand" "dINO")))]
"!TARGET_5200"
"rol%.l %2,%0")
"*
{
if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) == 16)
return \"swap %0\";
else if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) >= 16)
{
INTVAL (operands[2]) = 32 - INTVAL (operands[2]);
return \"ror%.l %2,%0\";
}
else
return \"rol%.l %2,%0\";
}")
(define_insn "rotlhi3"
[(set (match_operand:HI 0 "register_operand" "=d")
(rotate:HI (match_operand:HI 1 "register_operand" "0")
(match_operand:HI 2 "general_operand" "dI")))]
(match_operand:HI 2 "general_operand" "dIP")))]
"!TARGET_5200"
"rol%.w %2,%0")
"*
{
if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) >= 8)
{
INTVAL (operands[2]) = 16 - INTVAL (operands[2]);
return \"ror%.w %2,%0\";
}
else
return \"rol%.w %2,%0\";
}")
(define_insn ""
[(set (strict_low_part (match_operand:HI 0 "register_operand" "+d"))
(rotate:HI (match_dup 0)
(match_operand:HI 1 "general_operand" "dI")))]
(match_operand:HI 1 "general_operand" "dIP")))]
"!TARGET_5200"
"rol%.w %1,%0")
"*
{
if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) >= 8)
{
INTVAL (operands[2]) = 16 - INTVAL (operands[2]);
return \"ror%.w %2,%0\";
}
else
return \"rol%.w %2,%0\";
}")
(define_insn "rotlqi3"
[(set (match_operand:QI 0 "register_operand" "=d")
(rotate:QI (match_operand:QI 1 "register_operand" "0")
(match_operand:QI 2 "general_operand" "dI")))]
"!TARGET_5200"
"rol%.b %2,%0")
"*
{
if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) >= 4)
{
INTVAL (operands[2]) = 8 - INTVAL (operands[2]);
return \"ror%.b %2,%0\";
}
else
return \"rol%.b %2,%0\";
}")
(define_insn ""
[(set (strict_low_part (match_operand:QI 0 "register_operand" "+d"))
(rotate:QI (match_dup 0)
(match_operand:QI 1 "general_operand" "dI")))]
"!TARGET_5200"
"rol%.b %1,%0")
"*
{
if (GET_CODE (operands[2]) == CONST_INT && INTVAL (operands[2]) >= 4)
{
INTVAL (operands[2]) = 8 - INTVAL (operands[2]);
return \"ror%.b %2,%0\";
}
else
return \"rol%.b %2,%0\";
}")
(define_insn "rotrsi3"
[(set (match_operand:SI 0 "register_operand" "=d")