2
0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-21 23:51:18 +08:00

add option for the Samsung Exynos M1 core

* doc/invoke.texi (ARM/mtune): Add "exynos-m1" as an option.
	* config/arm/arm.c (arm_issue_rate): Specify "3" for "exynosm1".
	* config/arm/arm-cores.def (exynos-m1): New core.
	* config/arm/arm-tune.md: Regenerate.
	* config/arm/arm-tables.opt: Add entry for "exynos-m1".
	* config/arm/bpabi.h: Likewise.

From-SVN: r221883
This commit is contained in:
Evandro Menezes 2015-04-06 19:19:34 +00:00 committed by Sebastian Pop
parent e4b33ee5e4
commit e278ae6fdc
7 changed files with 19 additions and 1 deletions

@ -1,3 +1,12 @@
2015-04-06 Evandro Menezes <e.menezes@samsung.com>
* doc/invoke.texi (ARM/mtune): Add "exynos-m1" as an option.
* config/arm/arm.c (arm_issue_rate): Specify "3" for "exynosm1".
* config/arm/arm-cores.def (exynos-m1): New core.
* config/arm/arm-tune.md: Regenerate.
* config/arm/arm-tables.opt: Add entry for "exynos-m1".
* config/arm/bpabi.h: Likewise.
2015-04-06 Ilya Enkovich <ilya.enkovich@intel.com>
* ipa-cp (set_single_call_flag): Remove too

@ -168,6 +168,7 @@ ARM_CORE("cortex-a17.cortex-a7", cortexa17cortexa7, cortexa7, 7A, FL_LDSCHED |
ARM_CORE("cortex-a53", cortexa53, cortexa53, 8A, FL_LDSCHED | FL_CRC32, cortex_a53)
ARM_CORE("cortex-a57", cortexa57, cortexa57, 8A, FL_LDSCHED | FL_CRC32, cortex_a57)
ARM_CORE("cortex-a72", cortexa72, cortexa57, 8A, FL_LDSCHED | FL_CRC32, cortex_a57)
ARM_CORE("exynos-m1", exynosm1, cortexa57, 8A, FL_LDSCHED | FL_CRC32, cortex_a57)
ARM_CORE("xgene1", xgene1, xgene1, 8A, FL_LDSCHED, xgene1)
/* V8 big.LITTLE implementations */

@ -312,6 +312,9 @@ Enum(processor_type) String(cortex-a57) Value(cortexa57)
EnumValue
Enum(processor_type) String(cortex-a72) Value(cortexa72)
EnumValue
Enum(processor_type) String(exynos-m1) Value(exynosm1)
EnumValue
Enum(processor_type) String(xgene1) Value(xgene1)

@ -33,5 +33,6 @@
cortexm7,cortexm4,cortexm3,
marvell_pj4,cortexa15cortexa7,cortexa17cortexa7,
cortexa53,cortexa57,cortexa72,
xgene1,cortexa57cortexa53,cortexa72cortexa53"
exynosm1,xgene1,cortexa57cortexa53,
cortexa72cortexa53"
(const (symbol_ref "((enum attr_tune) arm_tune)")))

@ -27209,6 +27209,7 @@ arm_issue_rate (void)
case cortexa15:
case cortexa57:
case exynosm1:
return 3;
case cortexm7:

@ -73,6 +73,7 @@
|mcpu=cortex-a57.cortex-a53 \
|mcpu=cortex-a72 \
|mcpu=cortex-a72.cortex-a53 \
|mcpu=exynos-m1 \
|mcpu=xgene1 \
|mcpu=cortex-m1.small-multiply \
|mcpu=cortex-m0.small-multiply \
@ -97,6 +98,7 @@
|mcpu=cortex-a57.cortex-a53 \
|mcpu=cortex-a72 \
|mcpu=cortex-a72.cortex-a53 \
|mcpu=exynos-m1 \
|mcpu=xgene1 \
|mcpu=cortex-m1.small-multiply \
|mcpu=cortex-m0.small-multiply \

@ -13211,6 +13211,7 @@ Permissible names are: @samp{arm2}, @samp{arm250},
@samp{cortex-m1.small-multiply},
@samp{cortex-m0.small-multiply},
@samp{cortex-m0plus.small-multiply},
@samp{exynos-m1},
@samp{marvell-pj4},
@samp{xscale}, @samp{iwmmxt}, @samp{iwmmxt2}, @samp{ep9312},
@samp{fa526}, @samp{fa626},