mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-02-16 05:59:41 +08:00
Code Issues Packages Projects Releases Wiki Activity

mips.md (move_doubleword_fpr<mode>): Use TARGET_FLOAT64 && !TARGET_64BIT to detect the mxhc1 case.

Browse Source 
gcc/
	* config/mips/mips.md (move_doubleword_fpr<mode>): Use
	TARGET_FLOAT64 && !TARGET_64BIT to detect the mxhc1 case.

From-SVN: r142769
This commit is contained in:
Richard Sandiford 2008-12-15 21:10:00 +00:00 committed by Richard Sandiford
parent 8739b9c795
commit dd021c27bf
2 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2008-12-15 Richard Sandiford <rdsandiford@googlemail.com>
* config/mips/mips.md (move_doubleword_fpr<mode>): Use
TARGET_FLOAT64 && !TARGET_64BIT to detect the mxhc1 case.
2008-12-15 Hariharan Sandanagobalane <hariharan@picochip.com>
* config/picochip/picochip.c (picochip_override_options): Disable CFI

6
gcc/config/mips/mips.md
View File

@ -4521,8 +4521,8 @@
rtx low = mips_subword (operands[1], 0);
rtx high = mips_subword (operands[1], 1);
emit_insn (gen_load_low<mode> (operands[0], low));
if (ISA_HAS_MXHC1 && reg_or_0_operand (high, <HALFMODE>mode))
emit_insn (gen_mthc1<mode> (operands[0], high, operands[0]));
if (TARGET_FLOAT64 && !TARGET_64BIT)
emit_insn (gen_mthc1<mode> (operands[0], high, operands[0]));
else
emit_insn (gen_load_high<mode> (operands[0], high, operands[0]));
}
@ -4531,7 +4531,7 @@
rtx low = mips_subword (operands[0], 0);
rtx high = mips_subword (operands[0], 1);
emit_insn (gen_store_word<mode> (low, operands[1], const0_rtx));
if (ISA_HAS_MXHC1 && register_operand (high, <HALFMODE>mode))
if (TARGET_FLOAT64 && !TARGET_64BIT)
emit_insn (gen_mfhc1<mode> (high, operands[1]));
else
emit_insn (gen_store_word<mode> (high, operands[1], const1_rtx));