mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-01-11 16:45:27 +08:00
Code Issues Packages Projects Releases Wiki Activity

expmed.c (CODE_FOR_insv, gen_insv): Provide defaults.

Browse Source 
* expmed.c (CODE_FOR_insv, gen_insv): Provide defaults.
        (CODE_FOR_extv, gen_extv, CODE_FOR_extzv, gen_extzv): Likewise.
        (store_bit_field): Use mode_for_extraction more places.
        (extract_bit_field): Likewise.

From-SVN: r45099
This commit is contained in:
Richard Henderson 2001-08-22 00:56:13 -07:00 committed by Richard Henderson
parent e1b86c9e69
commit d523b40e8f
2 changed files with 24 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/ChangeLog
View File

@ -1,3 +1,10 @@
2001-08-21 Richard Henderson <rth@redhat.com>
* expmed.c (CODE_FOR_insv, gen_insv): Provide defaults.
(CODE_FOR_extv, gen_extv, CODE_FOR_extzv, gen_extzv): Likewise.
(store_bit_field): Use mode_for_extraction more places.
(extract_bit_field): Likewise.
2001-08-21 Zack Weinberg <zackw@panix.com> 2001-08-21 Zack Weinberg <zackw@panix.com>
* caller-save.c: Don't include insn-codes.h. * caller-save.c: Don't include insn-codes.h.

32
gcc/expmed.c
View File

@ -75,6 +75,20 @@ static int sdiv_pow2_cheap, smod_pow2_cheap;
#define MAX_BITS_PER_WORD BITS_PER_WORD #define MAX_BITS_PER_WORD BITS_PER_WORD
#endif #endif
/* Reduce conditional compilation elsewhere. */
#ifndef HAVE_insv
#define CODE_FOR_insv CODE_FOR_nothing
#define gen_insv(a,b,c,d) NULL_RTX
#endif
#ifndef HAVE_extv
#define CODE_FOR_extv CODE_FOR_nothing
#define gen_extv(a,b,c,d) NULL_RTX
#endif
#ifndef HAVE_extzv
#define CODE_FOR_extzv CODE_FOR_nothing
#define gen_extzv(a,b,c,d) NULL_RTX
#endif
/* Cost of various pieces of RTL. Note that some of these are indexed by /* Cost of various pieces of RTL. Note that some of these are indexed by
shift count and some by mode. */ shift count and some by mode. */
static int add_cost, negate_cost, zero_cost; static int add_cost, negate_cost, zero_cost;
@ -541,13 +555,9 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, align, total_size)
rtx xop0 = op0; rtx xop0 = op0;
rtx last = get_last_insn (); rtx last = get_last_insn ();
rtx pat; rtx pat;
enum machine_mode maxmode; enum machine_mode maxmode = mode_for_extraction (EP_insv, 3);
int save_volatile_ok = volatile_ok; int save_volatile_ok = volatile_ok;
maxmode = insn_data[(int) CODE_FOR_insv].operand[3].mode;
if (maxmode == VOIDmode)
maxmode = word_mode;
volatile_ok = 1; volatile_ok = 1;
/* If this machine's insv can only insert into a register, copy OP0 /* If this machine's insv can only insert into a register, copy OP0
@ -1290,11 +1300,7 @@ extract_bit_field (str_rtx, bitsize, bitnum, unsignedp,
rtx xspec_target = spec_target; rtx xspec_target = spec_target;
rtx xspec_target_subreg = spec_target_subreg; rtx xspec_target_subreg = spec_target_subreg;
rtx pat; rtx pat;
enum machine_mode maxmode; enum machine_mode maxmode = mode_for_extraction (EP_extzv, 0);
maxmode = insn_data[(int) CODE_FOR_extzv].operand[0].mode;
if (maxmode == VOIDmode)
maxmode = word_mode;
if (GET_CODE (xop0) == MEM) if (GET_CODE (xop0) == MEM)
{ {
@ -1426,11 +1432,7 @@ extract_bit_field (str_rtx, bitsize, bitnum, unsignedp,
rtx xspec_target = spec_target; rtx xspec_target = spec_target;
rtx xspec_target_subreg = spec_target_subreg; rtx xspec_target_subreg = spec_target_subreg;
rtx pat; rtx pat;
enum machine_mode maxmode; enum machine_mode maxmode = mode_for_extraction (EP_extv, 0);
maxmode = insn_data[(int) CODE_FOR_extv].operand[0].mode;
if (maxmode == VOIDmode)
maxmode = word_mode;
if (GET_CODE (xop0) == MEM) if (GET_CODE (xop0) == MEM)
{ {