mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-04 04:40:27 +08:00
Code Issues Packages Projects Releases Wiki Activity

combine.c (find_split_point): Handle ASHIFT like MULT to encourage multiply-accumulate/shift-add insn generation.

Browse Source 
* combine.c (find_split_point): Handle ASHIFT like MULT to encourage
	multiply-accumulate/shift-add insn generation.

	* gcc.target/hppa/shadd-2.c: New test.

From-SVN: r223481
This commit is contained in:
Jeff Law 2015-05-21 06:44:44 -06:00 committed by Jeff Law
parent b47fbc5307
commit a7a629d72f
4 changed files with 61 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2015-05-21 Jeff Law <law@redhat.com>
* combine.c (find_split_point): Handle ASHIFT like MULT to encourage
multiply-accumulate/shift-add insn generation.
2015-05-21 Oleg Endo <olegendo@gcc.gnu.org>
PR target/54236

4
gcc/combine.c
View File

@ -5145,7 +5145,9 @@ find_split_point (rtx *loc, rtx_insn *insn, bool set_src)
/* Split at a multiply-accumulate instruction. However if this is
the SET_SRC, we likely do not have such an instruction and it's
worthless to try this split. */
if (!set_src && GET_CODE (XEXP (x, 0)) == MULT)
if (!set_src
&& (GET_CODE (XEXP (x, 0)) == MULT
|| GET_CODE (XEXP (x, 0)) == ASHIFT))
return loc;
default:

4
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
2015-05-21 Jeff Law <law@redhat.com>
* gcc.target/hppa/shadd-2.c: New test.
2015-05-21 Oleg Endo <olegendo@gcc.gnu.org>
PR target/54236

49
gcc/testsuite/gcc.target/hppa/shadd-2.c Normal file
View File

@ -0,0 +1,49 @@
/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-final { scan-assembler-times "sh.add" 2 } } */
typedef struct rtx_def *rtx;
typedef const struct rtx_def *const_rtx;
enum machine_mode
{
VOIDmode, BLKmode, CCmode, CCGCmode, CCGOCmode, CCNOmode, CCAmode, CCCmode,
CCOmode, CCSmode, CCZmode, CCFPmode, CCFPUmode, BImode, QImode, HImode,
SImode, DImode, TImode, OImode, QQmode, HQmode, SQmode, DQmode, TQmode,
UQQmode, UHQmode, USQmode, UDQmode, UTQmode, HAmode, SAmode, DAmode,
TAmode, UHAmode, USAmode, UDAmode, UTAmode, SFmode, DFmode, XFmode,
TFmode, SDmode, DDmode, TDmode, CQImode, CHImode, CSImode, CDImode,
CTImode, COImode, SCmode, DCmode, XCmode, TCmode, V2QImode, V4QImode,
V2HImode, V1SImode, V8QImode, V4HImode, V2SImode, V1DImode, V16QImode,
V8HImode, V4SImode, V2DImode, V1TImode, V32QImode, V16HImode, V8SImode,
V4DImode, V2TImode, V64QImode, V32HImode, V16SImode, V8DImode, V4TImode,
V2SFmode, V4SFmode, V2DFmode, V8SFmode, V4DFmode, V2TFmode, V16SFmode,
V8DFmode, V4TFmode, MAX_MACHINE_MODE, NUM_MACHINE_MODES = MAX_MACHINE_MODE
};
struct rtx_def
{
__extension__ enum machine_mode mode:8;
};
struct target_regs
{
unsigned char x_hard_regno_nregs[53][MAX_MACHINE_MODE];
};
extern void oof (void);
extern int rhs_regno (rtx);
extern struct target_regs default_target_regs;
__inline__ unsigned int
end_hard_regno (enum machine_mode mode, unsigned int regno)
{
return regno +
((&default_target_regs)->x_hard_regno_nregs)[regno][(int) mode];
}
void
note_btr_set (rtx dest, const_rtx set
__attribute__ ((__unused__)), void *data)
{
int regno, end_regno;
end_regno = end_hard_regno (((dest)->mode), (rhs_regno (dest)));
for (; regno < end_regno; regno++)
oof ();
}