mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-19 05:10:25 +08:00
Code Issues Packages Projects Releases Wiki Activity

rs6000.c (rs6000_emit_prologue): Fix DWARF2 register number used for CR register.

Browse Source 
2001-09-06  Franz Sirl  <Franz.Sirl-kernel@lauterbach.com>
	* config/rs6000/rs6000.c (rs6000_emit_prologue): Fix DWARF2 register
	number used for CR register.

From-SVN: r45444
This commit is contained in:
Franz Sirl 2001-09-06 18:12:53 +00:00 committed by Franz Sirl
parent d70dd6c835
commit a1dc9455a3
2 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2001-09-06 Franz Sirl <Franz.Sirl-kernel@lauterbach.com>
* config/rs6000/rs6000.c (rs6000_emit_prologue): Fix DWARF2 register
number used for CR register.
Thu Sep 6 11:16:35 2001 Jeffrey A Law (law@cygnus.com)
Joern Rennecke (amylaar@cygnus.com)

5
gcc/config/rs6000/rs6000.c
View File

@ -6401,9 +6401,10 @@ rs6000_emit_prologue ()
to understand '(unspec:SI [(reg:CC 68) ...] 19)'. But that's
OK. All we have to do is specify that _one_ condition code
register is saved in this stack slot. The thrower's epilogue
will then restore all the call-saved registers. */
will then restore all the call-saved registers.
We use CR2_REGNO (70) to be compatible with gcc-2.95 on Linux. */
rs6000_frame_related (insn, frame_ptr_rtx, info->total_size,
cr_save_rtx, gen_rtx_REG (SImode, CR0_REGNO));
cr_save_rtx, gen_rtx_REG (SImode, CR2_REGNO));
}
/* Update stack and set back pointer unless this is V.4,