mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-02-03 19:10:33 +08:00
Code Issues Packages Projects Releases Wiki Activity

mips.h (ISA_HAS_BRANCHLIKELY, [...]): Disable if TARGET_MIPS16.

Browse Source 
* config/mips/mips.h (ISA_HAS_BRANCHLIKELY, ISA_HAS_CONDMOVE,
ISA_HAS_FP4, ISA_HAS_MADD_MSUB, ISA_HAS_NMADD_NMSUB,
ISA_HAS_CLZ_CLO, ISA_HAS_DCLZ_DCLO): Disable if TARGET_MIPS16.

From-SVN: r51917
This commit is contained in:
Alexandre Oliva 2002-04-05 09:26:38 +00:00 committed by Alexandre Oliva
parent a40179bd4f
commit 974a31010f
2 changed files with 23 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2002-04-05 Alexandre Oliva <aoliva@redhat.com>
* config/mips/mips.h (ISA_HAS_BRANCHLIKELY, ISA_HAS_CONDMOVE,
ISA_HAS_FP4, ISA_HAS_MADD_MSUB, ISA_HAS_NMADD_NMSUB,
ISA_HAS_CLZ_CLO, ISA_HAS_DCLZ_DCLO): Disable if TARGET_MIPS16.
2002-04-05 Andreas Schwab <schwab@suse.de>
* c-convert.c: Include c-common.h.

35
gcc/config/mips/mips.h
View File

@ -634,52 +634,51 @@ extern void sbss_section PARAMS ((void));
/* Disable branchlikely for tx39 until compare rewrite. They haven't
been generated up to this point. */
#define ISA_HAS_BRANCHLIKELY (mips_isa != 1 \
/* || TARGET_MIPS3900 */)
&& ! TARGET_MIPS16)
/* ISA has the conditional move instructions introduced in mips4. */
#define ISA_HAS_CONDMOVE (mips_isa == 4 \
|| mips_isa == 32 \
|| mips_isa == 64)
#define ISA_HAS_CONDMOVE ((mips_isa == 4 \
|| mips_isa == 32 \
|| mips_isa == 64) \
&& ! TARGET_MIPS16)
/* ISA has just the integer condition move instructions (movn,movz) */
#define ISA_HAS_INT_CONDMOVE 0
/* ISA has the mips4 FP condition code instructions: FP-compare to CC,
branch on CC, and move (both FP and non-FP) on CC. */
#define ISA_HAS_8CC (mips_isa == 4 \
|| mips_isa == 32 \
|| mips_isa == 64)
/* This is a catch all for the other new mips4 instructions: indexed load and
indexed prefetch instructions, the FP madd,msub,nmadd, and nmsub instructions,
and the FP recip and recip sqrt instructions */
#define ISA_HAS_FP4 (mips_isa == 4 \
)
&& ! TARGET_MIPS16)
/* ISA has conditional trap instructions. */
#define ISA_HAS_COND_TRAP (mips_isa >= 2 && ! TARGET_MIPS16)
#define ISA_HAS_COND_TRAP (mips_isa >= 2 \
&& ! TARGET_MIPS16)
/* ISA has multiply-accumulate instructions, madd and msub. */
#define ISA_HAS_MADD_MSUB (mips_isa == 32 \
|| mips_isa == 64 \
)
#define ISA_HAS_MADD_MSUB ((mips_isa == 32 \
|| mips_isa == 64 \
) && ! TARGET_MIPS16)
/* ISA has nmadd and nmsub instructions. */
#define ISA_HAS_NMADD_NMSUB (mips_isa == 4 \
)
&& ! TARGET_MIPS16)
/* ISA has count leading zeroes/ones instruction (not implemented). */
#define ISA_HAS_CLZ_CLO (mips_isa == 32 \
|| mips_isa == 64 \
)
#define ISA_HAS_CLZ_CLO ((mips_isa == 32 \
|| mips_isa == 64 \
) && ! TARGET_MIPS16)
/* ISA has double-word count leading zeroes/ones instruction (not
implemented). */
#define ISA_HAS_DCLZ_DCLO (mips_isa == 64)
#define ISA_HAS_DCLZ_DCLO (mips_isa == 64 \
&& ! TARGET_MIPS16)
/* CC1_SPEC causes -mips3 and -mips4 to set -mfp64 and -mgp64; -mips1 or
-mips2 sets -mfp32 and -mgp32. This can be overridden by an explicit