mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-16 18:40:57 +08:00
Code Issues Packages Projects Releases Wiki Activity

re PR target/19796 (Bootstrap fails: Unresolved data symbol "set_fpc_csr")

Browse Source 
PR bootstrap/19796
	Revert:
	2005-01-26  Richard Sandiford  <rsandifo@redhat.com>
	* config/mips/iris6.h (ENDFILE_SPEC): Don't link in irix-csr.o if
	either -ffast-math or -funsafe-math-optimizations is in use.

	2005-01-24  Richard Sandiford  <rsandifo@redhat.com>
	* config/mips/irix-csr.c: New file.
	* config/mips/t-iris6 (irix-csr.o): New rule to build it.
	(EXTRA_MULTILIB_PARTS): Add irix-csr.o.
	* config/mips/iris6.h (ENDFILE_SPEC): Include it in n32 and n64
	executables.

From-SVN: r94696
This commit is contained in:
Richard Sandiford 2005-02-07 09:27:47 +00:00 committed by Richard Sandiford
parent dcb15c6cd1
commit 88ab13d651
4 changed files with 16 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
gcc/ChangeLog
View File

@ -1,3 +1,18 @@
2005-02-07 Richard Sandiford <rsandifo@redhat.com>
PR bootstrap/19796
Revert:
2005-01-26 Richard Sandiford <rsandifo@redhat.com>
* config/mips/iris6.h (ENDFILE_SPEC): Don't link in irix-csr.o if
either -ffast-math or -funsafe-math-optimizations is in use.
2005-01-24 Richard Sandiford <rsandifo@redhat.com>
* config/mips/irix-csr.c: New file.
* config/mips/t-iris6 (irix-csr.o): New rule to build it.
(EXTRA_MULTILIB_PARTS): Add irix-csr.o.
* config/mips/iris6.h (ENDFILE_SPEC): Include it in n32 and n64
executables.
2005-02-07 Alexandre Oliva <aoliva@redhat.com>
* config/mn10300/linux.h (LIB_SPEC, STARTFILE_SPEC): Remove

4
gcc/config/mips/iris6.h
View File

@ -98,9 +98,7 @@ Boston, MA 02111-1307, USA. */
#undef ENDFILE_SPEC
#define ENDFILE_SPEC \
"%{!shared:%{!ffast-math:%{!funsafe-math-optimizations: \
%{mabi=n32|mabi=64:irix-csr.o%s}}}} \
crtend.o%s irix-crtn.o%s \
"crtend.o%s irix-crtn.o%s \
%{!shared: \
%{mabi=32:crtn.o%s}\
%{mabi=n32:%{mips4:/usr/lib32/mips4/crtn.o%s}\

17
gcc/config/mips/irix-csr.c
View File

@ -1,17 +0,0 @@
#if _MIPS_SIM == _ABIN32 || _MIPS_SIM == _ABI64
#include <sys/fpu.h>
/* n32 and n64 applications usually run with the MIPS IV Flush to Zero
bit set. Clear it here so that gcc-generated code will handle
subnormals correctly by default. */
static void __attribute__((constructor))
clear_flush_to_zero (void)
{
union fpc_csr csr;
csr.fc_word = get_fpc_csr ();
csr.fc_struct.flush = 0;
set_fpc_csr (csr.fc_word);
}
#endif

6
gcc/config/mips/t-iris6
View File

@ -19,9 +19,3 @@ tp-bit.c: $(srcdir)/config/fp-bit.c
echo '# define TFLOAT' >> tp-bit.c
cat $(srcdir)/config/fp-bit.c >> tp-bit.c
echo '#endif' >> tp-bit.c
$(T)irix-csr.o: $(srcdir)/config/mips/irix-csr.c $(GCC_PASSES)
$(GCC_FOR_TARGET) $(GCC_CFLAGS) $(MULTILIB_CFLAGS) $(INCLUDES) \
-c -o $@ $<
EXTRA_MULTILIB_PARTS += irix-csr.o