mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-06 17:07:02 +08:00
Code Issues Packages Projects Releases Wiki Activity

mips.md (divsi3,divdi3,modsi3,moddi3,udivsi3,udivdi3, [...]): Handle mips16 div/mod by a constant.

Browse Source 
* mips/mips.md (divsi3,divdi3,modsi3,moddi3,udivsi3,udivdi3,
        umodsi3,umoddi3): Handle mips16 div/mod by a constant.

From-SVN: r17430
This commit is contained in:
Gavin Koch 1998-01-20 08:01:08 +00:00 committed by Jeff Law
parent 7169565c20
commit 7e07e3ba4c
2 changed files with 117 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
Tue Jan 20 09:02:31 1998 Gavin Koch (gavin@cygnus.com)
* mips/mips.md (divsi3,divdi3,modsi3,moddi3,udivsi3,udivdi3,
umodsi3,umoddi3): Handle mips16 div/mod by a constant.
Mon Jan 19 21:57:00 1998 Richard Henderson <rth@cygnus.com>
* i386.md (push): Prohibit symbolic constants if flag_pic.

128
gcc/config/mips/mips.md
View File

@ -2253,7 +2253,7 @@
(set_attr "mode" "DI")
(set_attr "length" "8")]) ;; various tests for dividing by 0 and such
(define_insn "divsi3"
(define_expand "divsi3"
[(set (match_operand:SI 0 "register_operand" "=d")
(div:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))
@ -2261,12 +2261,24 @@
(clobber (match_scratch:SI 4 "=h"))
(clobber (match_scratch:SI 6 "=a"))]
"!optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (SImode, operands[2]);
}")
(define_insn "divsi3_internal"
[(set (match_operand:SI 0 "register_operand" "=d")
(div:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))]
"!optimize"
"div\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "SI")
(set_attr "length" "13")]) ;; various tests for dividing by 0 and such
(set_attr "length" "13")]) ;; various tests for dividing by 0 and such
(define_insn "divdi3"
(define_expand "divdi3"
[(set (match_operand:DI 0 "register_operand" "=d")
(div:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))
@ -2274,12 +2286,24 @@
(clobber (match_scratch:DI 4 "=h"))
(clobber (match_scratch:DI 6 "=a"))]
"TARGET_64BIT && !optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (DImode, operands[2]);
}")
(define_insn "divdi3_internal"
[(set (match_operand:DI 0 "register_operand" "=d")
(div:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))]
"TARGET_64BIT && !optimize"
"ddiv\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "DI")
(set_attr "length" "14")]) ;; various tests for dividing by 0 and such
(set_attr "length" "14")]) ;; various tests for dividing by 0 and such
(define_insn "modsi3"
(define_expand "modsi3"
[(set (match_operand:SI 0 "register_operand" "=d")
(mod:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))
@ -2287,12 +2311,24 @@
(clobber (match_scratch:SI 4 "=h"))
(clobber (match_scratch:SI 6 "=a"))]
"!optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (SImode, operands[2]);
}")
(define_insn "modsi3_internal"
[(set (match_operand:SI 0 "register_operand" "=d")
(mod:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))]
"!optimize"
"rem\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "SI")
(set_attr "length" "13")]) ;; various tests for dividing by 0 and such
(set_attr "length" "13")]) ;; various tests for dividing by 0 and such
(define_insn "moddi3"
(define_expand "moddi3"
[(set (match_operand:DI 0 "register_operand" "=d")
(mod:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))
@ -2300,12 +2336,24 @@
(clobber (match_scratch:DI 4 "=h"))
(clobber (match_scratch:DI 6 "=a"))]
"TARGET_64BIT && !optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (DImode, operands[2]);
}")
(define_insn "moddi3_internal"
[(set (match_operand:DI 0 "register_operand" "=d")
(mod:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))]
"TARGET_64BIT && !optimize"
"drem\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "DI")
(set_attr "length" "14")]) ;; various tests for dividing by 0 and such
(set_attr "length" "14")]) ;; various tests for dividing by 0 and such
(define_insn "udivsi3"
(define_expand "udivsi3"
[(set (match_operand:SI 0 "register_operand" "=d")
(udiv:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))
@ -2313,12 +2361,24 @@
(clobber (match_scratch:SI 4 "=h"))
(clobber (match_scratch:SI 6 "=a"))]
"!optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (SImode, operands[2]);
}")
(define_insn "udivsi3_internal"
[(set (match_operand:SI 0 "register_operand" "=d")
(udiv:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))]
"!optimize"
"divu\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "SI")
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(define_insn "udivdi3"
(define_expand "udivdi3"
[(set (match_operand:DI 0 "register_operand" "=d")
(udiv:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))
@ -2326,12 +2386,24 @@
(clobber (match_scratch:DI 4 "=h"))
(clobber (match_scratch:DI 6 "=a"))]
"TARGET_64BIT && !optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (DImode, operands[2]);
}")
(define_insn "udivdi3_internal"
[(set (match_operand:DI 0 "register_operand" "=d")
(udiv:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))]
"TARGET_64BIT && !optimize"
"ddivu\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "DI")
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(define_insn "umodsi3"
(define_expand "umodsi3"
[(set (match_operand:SI 0 "register_operand" "=d")
(umod:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))
@ -2339,12 +2411,24 @@
(clobber (match_scratch:SI 4 "=h"))
(clobber (match_scratch:SI 6 "=a"))]
"!optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (SImode, operands[2]);
}")
(define_insn "umodsi3_internal"
[(set (match_operand:SI 0 "register_operand" "=d")
(umod:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "nonmemory_operand" "di")))]
"!optimize"
"remu\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "SI")
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(define_insn "umoddi3"
(define_expand "umoddi3"
[(set (match_operand:DI 0 "register_operand" "=d")
(umod:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))
@ -2352,10 +2436,22 @@
(clobber (match_scratch:DI 4 "=h"))
(clobber (match_scratch:DI 6 "=a"))]
"TARGET_64BIT && !optimize"
"
{
/* MIPS16 needs div/rem ops in registers. */
if (TARGET_MIPS16)
operands[2] = force_reg (DImode, operands[2]);
}")
(define_insn "umoddi3_internal"
[(set (match_operand:DI 0 "register_operand" "=d")
(umod:DI (match_operand:DI 1 "se_register_operand" "d")
(match_operand:DI 2 "se_nonmemory_operand" "di")))]
"TARGET_64BIT && !optimize"
"dremu\\t%0,%1,%2"
[(set_attr "type" "idiv")
(set_attr "mode" "DI")
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
(set_attr "length" "7")]) ;; various tests for dividing by 0 and such
;;