mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-31 15:31:11 +08:00
Code Issues Packages Projects Releases Wiki Activity

arm: MVE: Relax addressing modes for full loads and stores

Browse Source 
This patch relaxes the addressing modes for the mve full load and stores (by
full loads and stores I mean non-widening or narrowing loads and stores resp).
The code before was requiring a LO_REGNUM for these, where this is only a
requirement if the load is widening or the store narrowing.

gcc/ChangeLog:

	PR target/104790
	* config/arm/arm.h (MVE_STN_LDW_MODE): New MACRO.
	* config/arm/arm.cc (mve_vector_mem_operand): Relax constraint on base
	register for non widening loads or narrowing stores.
This commit is contained in:
Andre Vieira 2022-03-08 17:46:40 +00:00
parent 6319391d56
commit 796f5220c8
2 changed files with 17 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
gcc/config/arm/arm.cc
View File

@ -13521,27 +13521,28 @@ mve_vector_mem_operand (machine_mode mode, rtx op, bool strict)
case E_V16QImode:
case E_V8QImode:
case E_V4QImode:
if (abs (val) <= 127)
return (reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
|| reg_no >= FIRST_PSEUDO_REGISTER;
return FALSE;
if (abs (val) > 127)
return FALSE;
break;
case E_V8HImode:
case E_V8HFmode:
case E_V4HImode:
case E_V4HFmode:
if (val % 2 == 0 && abs (val) <= 254)
return reg_no <= LAST_LO_REGNUM
|| reg_no >= FIRST_PSEUDO_REGISTER;
return FALSE;
if (val % 2 != 0 || abs (val) > 254)
return FALSE;
break;
case E_V4SImode:
case E_V4SFmode:
if (val % 4 == 0 && abs (val) <= 508)
return (reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
|| reg_no >= FIRST_PSEUDO_REGISTER;
return FALSE;
if (val % 4 != 0 || abs (val) > 508)
return FALSE;
break;
default:
return FALSE;
}
return reg_no >= FIRST_PSEUDO_REGISTER
|| (MVE_STN_LDW_MODE (mode)
? reg_no <= LAST_LO_REGNUM
: (reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM));
}
return FALSE;
}

4
gcc/config/arm/arm.h
View File

@ -1099,6 +1099,10 @@ extern const int arm_arch_cde_coproc_bits[];
((MODE) == V2DImode ||(MODE) == V4SImode || (MODE) == V8HImode \
|| (MODE) == V16QImode)
/* Modes used in MVE's narrowing stores or widening loads. */
#define MVE_STN_LDW_MODE(MODE) \
((MODE) == V4QImode || (MODE) == V8QImode || (MODE) == V4HImode)
#define VALID_MVE_SF_MODE(MODE) \
((MODE) == V8HFmode || (MODE) == V4SFmode || (MODE) == V2DFmode)