mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-23 14:11:05 +08:00
Code Issues Packages Projects Releases Wiki Activity

pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of SAR register.

Browse Source 
* pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of
	SAR register.  Fix comment.
	(ADDITIONAL_REGISTER_NAMES): Correct register number of SAR register
	(%cr11).

From-SVN: r80756
This commit is contained in:
John David Anglin 2004-04-16 17:03:00 +00:00 committed by John David Anglin
parent 41067a2f4b
commit 7945b276b2
2 changed files with 9 additions and 6 deletions

5
gcc/ChangeLog

@ -1,5 +1,10 @@
2004-04-16 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
* pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of
SAR register. Fix comment.
(ADDITIONAL_REGISTER_NAMES): Correct register number of SAR register
(%cr11).
* pa64-hpux.h (LIB_SPEC): Fix library specification used with GNU ld.
2004-04-16 Nick Clifton <nickc@redhat.com>

10
gcc/config/pa/pa64-regs.h

@ -169,13 +169,11 @@ Boston, MA 02111-1307, USA. */
Registers 0 - 31 remain unchanged.
Registers 32 - 60 are mapped to 72, 74, 76 ...
Register 88 is mapped to 32. */
Registers 32 - 59 are mapped to 72, 74, 76 ...
Register 60 is mapped to 32. */
#define DBX_REGISTER_NUMBER(REGNO) \
((REGNO) <= 31 ? (REGNO) : \
((REGNO) > 31 && (REGNO) <= 60 ? (REGNO - 32) * 2 + 72 : 32))
((REGNO) <= 31 ? (REGNO) : ((REGNO) < 60 ? (REGNO - 32) * 2 + 72 : 32))
/* We must not use the DBX register numbers for the DWARF 2 CFA column
numbers because that maps to numbers beyond FIRST_PSEUDO_REGISTER.
@ -292,7 +290,7 @@ enum reg_class { NO_REGS, R1_REGS, GENERAL_REGS, FPUPPER_REGS, FP_REGS,
"%fr28", "%fr29", "%fr30", "%fr31", "SAR"}
#define ADDITIONAL_REGISTER_NAMES \
{{"%cr11",88}}
{{"%cr11",60}}
#define FP_SAVED_REG_LAST 49
#define FP_SAVED_REG_FIRST 40