mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-10 02:46:42 +08:00
Code Issues Packages Projects Releases Wiki Activity

alpha.md: Follow spelling conventions.

Browse Source 
* config/alpha/alpha.md: Follow spelling conventions.
	* config/arm/arm.c: Likewise.
	* config/arm/arm.h: Likewise.
	* config/arm/arm.md: Likewise.
	* config/arm/crtn.asm: Likewise.
	* config/m32r/m32r.c: Likewise.
	* config/m32r/m32r.md: Likewise.
	* config/rs6000/rs6000.c: Likewise.

From-SVN: r67970
This commit is contained in:
Kazu Hirata 2003-06-15 07:51:35 +00:00 committed by Kazu Hirata
parent a2855205a5
commit 72ac76be3a
9 changed files with 20 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
gcc/ChangeLog
View File

@ -1,3 +1,14 @@
2003-06-15 Kazu Hirata <kazu@cs.umass.edu>
* config/alpha/alpha.md: Follow spelling conventions.
* config/arm/arm.c: Likewise.
* config/arm/arm.h: Likewise.
* config/arm/arm.md: Likewise.
* config/arm/crtn.asm: Likewise.
* config/m32r/m32r.c: Likewise.
* config/m32r/m32r.md: Likewise.
* config/rs6000/rs6000.c: Likewise.
2003-06-15 Richard Henderson <rth@redhat.com>
* config/alpha/alpha.c (alpha_output_mi_thunk_osf): Call

2
gcc/config/alpha/alpha.md
View File

@ -5273,7 +5273,7 @@ fadd,fmul,fcpys,fdiv,fsqrt,misc,mvi,ftoi,itof,multi,none"
;; Split the load of an address into a four-insn sequence on Unicos/Mk.
;; Always generate a REG_EQUAL note for the last instruction to facilitate
;; optimisations. If the symbolic operand is a label_ref, generate REG_LABEL
;; optimizations. If the symbolic operand is a label_ref, generate REG_LABEL
;; notes and update LABEL_NUSES because this is not done automatically.
;; Labels may be incorrectly deleted if we don't do this.
;;

4
gcc/config/arm/arm.c
View File

@ -5642,7 +5642,7 @@ arm_reload_in_hi (rtx *operands)
0))));
}
/* Handle storing a half-word to memory during reload by synthesising as two
/* Handle storing a half-word to memory during reload by synthesizing as two
byte stores. Take care not to clobber the input values until after we
have moved them somewhere safe. This code assumes that if the DImode
scratch in operands[2] overlaps either the input value or output address
@ -7740,7 +7740,7 @@ arm_compute_save_reg_mask (void)
it. If we are pushing other registers onto the stack however, we
can save an instruction in the epilogue by pushing the link register
now and then popping it back into the PC. This incurs extra memory
accesses though, so we only do it when optimising for size, and only
accesses though, so we only do it when optimizing for size, and only
if we know that we will not need a fancy return sequence. */
if (regs_ever_live [LR_REGNUM]
|| (save_reg_mask

2
gcc/config/arm/arm.h
View File

@ -2345,7 +2345,7 @@ extern int making_const_table;
#endif
/* Only perform branch elimination (by making instructions conditional) if
we're optimising. Otherwise it's of no use anyway. */
we're optimizing. Otherwise it's of no use anyway. */
#define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \
if (TARGET_ARM && optimize) \
arm_final_prescan_insn (INSN); \

2
gcc/config/arm/arm.md
View File

@ -509,7 +509,7 @@
"
)
; If there is a scratch available, this will be faster than synthesising the
; If there is a scratch available, this will be faster than synthesizing the
; addition.
(define_peephole2
[(match_scratch:SI 3 "r")

2
gcc/config/arm/crtn.asm
View File

@ -39,7 +39,7 @@
# in crti.asm. If you change this macro you must also change
# that macro match.
#
# Note - we do not try any fancy optimisations of the return
# Note - we do not try any fancy optimizations of the return
# sequences here, it is just not worth it. Instead keep things
# simple. Restore all the save resgisters, including the link
# register and then perform the correct function return instruction.

2
gcc/config/m32r/m32r.c
View File

@ -1002,7 +1002,7 @@ large_insn_p (op, mode)
return get_attr_length (op) != 2;
}
/* Return non-zero if TYPE must be passed or returned in memory.
/* Return nonzero if TYPE must be passed or returned in memory.
The m32r treats both directions the same so we handle both directions
in this function. */

2
gcc/config/m32r/m32r.md
View File

@ -2540,7 +2540,7 @@
;; Simialr code is produced for the subtract expression. With this
;; peephole the redundant move is eliminated.
;;
;; This optimisation only works if PRESERVE_DEATH_INFO_REGNO_P is
;; This optimization only works if PRESERVE_DEATH_INFO_REGNO_P is
;; defined in m32r.h
(define_peephole

2
gcc/config/rs6000/rs6000.c
View File

@ -1534,7 +1534,7 @@ easy_fp_constant (op, mode)
abort ();
}
/* Return non zero if all elements of a vector have the same value. */
/* Return nonzero if all elements of a vector have the same value. */
static int
easy_vector_same (op, mode)