mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-04 04:50:26 +08:00
Code Issues Packages Projects Releases Wiki Activity

sse.md (sse_cvtpi2ps): Use TARGET_MMX in insn condition.

Browse Source 
* config/i386/sse.md (sse_cvtpi2ps): Use TARGET_MMX in insn condition.

From-SVN: r271515
This commit is contained in:
Uros Bizjak 2019-05-22 20:40:58 +02:00 committed by Uros Bizjak
parent 28108a5341
commit 586e53e269
3 changed files with 13 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
gcc/ChangeLog
View File

@ -1,3 +1,7 @@
2019-05-22 Uroš Bizjak <ubizjak@gmail.com>
* config/i386/sse.md (sse_cvtpi2ps): Use TARGET_MMX in insn condition.
2019-05-22 Matthew Malcomson <matthew.malcomson@arm.com>
* common/config/aarch64/aarch64-common.c

3
gcc/config/i386/mmx.md
View File

@ -1521,8 +1521,7 @@
op = gen_rtx_VEC_SELECT (V8HImode, operands[1], mask);
}
rtx insn = gen_rtx_SET (operands[0], op);
emit_insn (insn);
emit_insn (gen_rtx_SET (operands[0], op));
DONE;
}
[(set_attr "mmx_isa" "native,x64,x64_avx")

22
gcc/config/i386/sse.md
View File

@ -5012,7 +5012,7 @@
(match_operand:V4SF 1 "register_operand" "0,0,Yv")
(const_int 3)))
(clobber (match_scratch:V4SF 3 "=X,x,Yv"))]
"TARGET_SSE || TARGET_MMX_WITH_SSE"
"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSE"
"@
cvtpi2ps\t{%2, %0|%0, %2}
#
@ -5023,8 +5023,7 @@
rtx op2 = lowpart_subreg (V4SImode, operands[2],
GET_MODE (operands[2]));
/* Generate SSE2 cvtdq2ps. */
rtx insn = gen_floatv4siv4sf2 (operands[3], op2);
emit_insn (insn);
emit_insn (gen_floatv4siv4sf2 (operands[3], op2));
/* Merge operands[3] with operands[0]. */
rtx mask, op1;
@ -5035,7 +5034,7 @@
GEN_INT (6), GEN_INT (7)));
op1 = gen_rtx_VEC_CONCAT (V8SFmode, operands[3], operands[1]);
op2 = gen_rtx_VEC_SELECT (V4SFmode, op1, mask);
insn = gen_rtx_SET (operands[0], op2);
emit_insn (gen_rtx_SET (operands[0], op2));
}
else
{
@ -5045,8 +5044,7 @@
GEN_INT (4), GEN_INT (5)));
op1 = gen_rtx_VEC_CONCAT (V8SFmode, operands[0], operands[3]);
op2 = gen_rtx_VEC_SELECT (V4SFmode, op1, mask);
insn = gen_rtx_SET (operands[0], op2);
emit_insn (insn);
emit_insn (gen_rtx_SET (operands[0], op2));
/* Swap bits 0:63 with bits 64:127. */
mask = gen_rtx_PARALLEL (VOIDmode,
@ -5055,9 +5053,8 @@
rtx dest = lowpart_subreg (V4SImode, operands[0],
GET_MODE (operands[0]));
op1 = gen_rtx_VEC_SELECT (V4SImode, dest, mask);
insn = gen_rtx_SET (dest, op1);
emit_insn (gen_rtx_SET (dest, op1));
}
emit_insn (insn);
DONE;
}
[(set_attr "mmx_isa" "native,x64_noavx,x64_avx")
@ -16356,14 +16353,12 @@
/* Emulate MMX palignrdi with SSE psrldq. */
rtx op0 = lowpart_subreg (V2DImode, operands[0],
GET_MODE (operands[0]));
rtx insn;
if (TARGET_AVX)
insn = gen_vec_concatv2di (op0, operands[2], operands[1]);
emit_insn (gen_vec_concatv2di (op0, operands[2], operands[1]));
else
{
/* NB: SSE can only concatenate OP0 and OP1 to OP0. */
insn = gen_vec_concatv2di (op0, operands[1], operands[2]);
emit_insn (insn);
emit_insn (gen_vec_concatv2di (op0, operands[1], operands[2]));
/* Swap bits 0:63 with bits 64:127. */
rtx mask = gen_rtx_PARALLEL (VOIDmode,
gen_rtvec (4, GEN_INT (2),
@ -16372,9 +16367,8 @@
GEN_INT (1)));
rtx op1 = lowpart_subreg (V4SImode, op0, GET_MODE (op0));
rtx op2 = gen_rtx_VEC_SELECT (V4SImode, op1, mask);
insn = gen_rtx_SET (op1, op2);
emit_insn (gen_rtx_SET (op1, op2));
}
emit_insn (insn);
operands[0] = lowpart_subreg (V1TImode, op0, GET_MODE (op0));
}
[(set_attr "mmx_isa" "native,x64_noavx,x64_avx")