mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-05 16:51:13 +08:00
Code Issues Packages Projects Releases Wiki Activity

Correct failures with --enable-checking=yes,rtl.

Browse Source 
* config/microblaze/microblaze.c (microblaze_expand_shift):
        Replace GET_CODE test with CONST_INT_P and INTVAL test with
        test for const0_rtx.
        * config/microblaze/microblaze.md (ashlsi3_byone, ashrsi3_byone,
        lshrsi3_byone): Replace INTVAL with test for const1_rtx.

From-SVN: r246012
This commit is contained in:
Michael Eager 2017-03-09 18:09:39 +00:00 committed by Michael Eager
parent c9819d2270
commit 4e0c6654ef
3 changed files with 16 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
gcc/ChangeLog
View File

@ -1,3 +1,13 @@
2017-03-09 Michael Eager <eager@eagercon.com>
Correct failures with --enable-checking=yes,rtl.
* config/microblaze/microblaze.c (microblaze_expand_shift):
Replace GET_CODE test with CONST_INT_P and INTVAL test with
test for const0_rtx.
* config/microblaze/microblaze.md (ashlsi3_byone, ashrsi3_byone,
lshrsi3_byone): Replace INTVAL with test for const1_rtx.
2017-03-09 Richard Biener <rguenther@suse.de>
PR tree-optimization/79977

6
gcc/config/microblaze/microblaze.c
View File

@ -3323,10 +3323,10 @@ microblaze_expand_shift (rtx operands[])
|| (GET_CODE (operands[1]) == SUBREG));
/* Shift by zero -- copy regs if necessary. */
if ((GET_CODE (operands[2]) == CONST_INT) && (INTVAL (operands[2]) == 0))
if (CONST_INT_P (operands[2]) && (operands[2] == const0_rtx)
&& !rtx_equal_p (operands[0], operands[1]))
{
if (REGNO (operands[0]) != REGNO (operands[1]))
emit_insn (gen_movsi (operands[0], operands[1]));
emit_insn (gen_movsi (operands[0], operands[1]));
return 1;
}

6
gcc/config/microblaze/microblaze.md
View File

@ -1321,7 +1321,7 @@
[(set (match_operand:SI 0 "register_operand" "=d")
(ashift:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "arith_operand" "I")))]
"(INTVAL (operands[2]) == 1)"
"(operands[2] == const1_rtx)"
"addk\t%0,%1,%1"
[(set_attr "type" "arith")
(set_attr "mode" "SI")
@ -1482,7 +1482,7 @@
[(set (match_operand:SI 0 "register_operand" "=d")
(ashiftrt:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "arith_operand" "I")))]
"(INTVAL (operands[2]) == 1)"
"(operands[2] == const1_rtx)"
"sra\t%0,%1"
[(set_attr "type" "arith")
(set_attr "mode" "SI")
@ -1571,7 +1571,7 @@
[(set (match_operand:SI 0 "register_operand" "=d")
(lshiftrt:SI (match_operand:SI 1 "register_operand" "d")
(match_operand:SI 2 "arith_operand" "I")))]
"(INTVAL (operands[2]) == 1)"
"(operands[2] == const1_rtx)"
"srl\t%0,%1"
[(set_attr "type" "arith")
(set_attr "mode" "SI")