mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-06 02:20:34 +08:00
Code Issues Packages Projects Releases Wiki Activity

arc: Update tumaddsidi4 test.

Browse Source 
The test is using -O1 and, the macu instruction is generated by the
combiner and not in the expand step. My previous "arc: Improve code
gen for 64bit add/sub operations." is actually splitting the 64-bit
add in the expand, leading to the impossibility to match the multiply
and accumulate on 64 bit datum by the combiner, hence, the error. This
patch is stepping up the optimization level which will generate the
macu instruction at the expand time.

xxxx-xx-xx  Claudiu Zissulescu  <claziss@synopsys.com>

	* gcc.target/arc/tumaddsidi4.c: Step-up optimization level.

Signed-off-by: Claudiu Zissulescu <claziss@gmail.com>
This commit is contained in:
Claudiu Zissulescu 2020-03-06 16:36:23 +02:00
parent 6aa2ca21a4
commit 4b62b3960e
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,7 @@
2020-03-06 Claudiu Zissulescu <claziss@synopsys.com>
* gcc.target/arc/tumaddsidi4.c: Step-up optimization level.
2020-03-06 Delia Burduv <delia.burduv@arm.com>
* gcc.target/arm/simd/bf16_vldn_1.c: New test.

4
gcc/testsuite/gcc.target/arc/tumaddsidi4.c
View File

@ -1,5 +1,5 @@
/* { dg-do compile } */
/* { dg-options "-mcpu=archs -O1 -mmpy-option=plus_dmpy -w" } */
/* { dg-options "-mcpu=archs -O2 -mmpy-option=plus_dmpy -w" } */
/* Check how we generate umaddsidi4 patterns. */
long a;
@ -11,4 +11,4 @@ void fn1(void)
b = d * (long long)c + a;
}
/* { dg-final { scan-assembler "macu 0,r" } } */
/* { dg-final { scan-assembler "macu" } } */