mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-05 10:50:51 +08:00
Code Issues Packages Projects Releases Wiki Activity

Sorry, committed the wrong version of the last patch.

Browse Source 
From-SVN: r142376
This commit is contained in:
Richard Sandiford 2008-12-02 22:33:06 +00:00 committed by Richard Sandiford
parent 0767b03f5e
commit 1ba62f90e1
2 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
gcc/ChangeLog
View File

@ -5,7 +5,7 @@
* config/mips/mips.md (IMOVE32): New mode iterator.
(movsi): Generalize with IMOVE32.
(*movsi_internal): Likewise.
(*mov<mode>_mips16): Likewise, and its define_splits.
(*mov<mode>_mips16): Likewise.
(*lwxs): Likewise.
2008-12-02 Nathan Sidwell <nathan@codesourcery.com>

11
gcc/config/mips/mips.md
View File

@ -3985,9 +3985,9 @@
;; load are 2 2 byte instructions.
(define_split
[(set (match_operand:IMOVE32 0 "d_operand")
(mem:IMOVE32 (plus:SI (match_dup 0)
(match_operand:SI 1 "const_int_operand"))))]
[(set (match_operand:SI 0 "d_operand")
(mem:SI (plus:SI (match_dup 0)
(match_operand:SI 1 "const_int_operand"))))]
"TARGET_MIPS16 && reload_completed && !TARGET_DEBUG_D_MODE
&& ((INTVAL (operands[1]) < 0
&& INTVAL (operands[1]) >= -0x80)
@ -3996,8 +3996,8 @@
|| (INTVAL (operands[1]) >= 0
&& INTVAL (operands[1]) < 32 * 4
&& (INTVAL (operands[1]) & 3) != 0))"
[(set (match_dup 3) (plus:SI (match_dup 0) (match_dup 1)))
(set (match_dup 0) (mem:IMOVE32 (plus:SI (match_dup 3) (match_dup 2))))]
[(set (match_dup 0) (plus:SI (match_dup 0) (match_dup 1)))
(set (match_dup 0) (mem:SI (plus:SI (match_dup 0) (match_dup 2))))]
{
HOST_WIDE_INT val = INTVAL (operands[1]);
@ -4017,7 +4017,6 @@
operands[1] = GEN_INT (off);
operands[2] = GEN_INT (val - off);
}
operands[3] = gen_rtx_REG (SImode, REGNO (operands[0]));
})
;; On the mips16, we can split a load of certain constants into a load