mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-04-21 14:30:59 +08:00
Code Issues Packages Projects Releases Wiki Activity

darwin-c.c, [...]: Follow spelling conventions.

Browse Source 
* config/darwin-c.c, config/alpha/alpha.c, config/i386/i386.c,
	config/i386/predicates.md, config/sparc/sparc.c: Follow
	spelling conventions.

From-SVN: r87489
This commit is contained in:
Kazu Hirata 2004-09-14 10:46:00 +00:00 committed by Kazu Hirata
parent 8121b89976
commit 0e40b5f29a
6 changed files with 11 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2004-09-14 Kazu Hirata <kazu@cs.umass.edu>
* config/darwin-c.c, config/alpha/alpha.c, config/i386/i386.c,
config/i386/predicates.md, config/sparc/sparc.c: Follow
spelling conventions.
2004-09-14 Zdenek Dvorak <rakdver@atrey.karlin.mff.cuni.cz>
Steven Bosscher <stevenb@suse.de>

2
gcc/config/alpha/alpha.c
View File

@ -6179,7 +6179,7 @@ set_frame_related_p (void)
#define FRP(exp) (start_sequence (), exp, set_frame_related_p ())
/* Generates a store with the proper unwind info attached. VALUE is
stored at BASE_REG+BASE_OFS. If FRAME_BIAS is non-zero, then BASE_REG
stored at BASE_REG+BASE_OFS. If FRAME_BIAS is nonzero, then BASE_REG
contains SP+FRAME_BIAS, and that is the unwind info that should be
generated. If FRAME_REG != VALUE, then VALUE is being stored on
behalf of FRAME_REG, and FRAME_REG should be present in the unwind. */

2
gcc/config/darwin-c.c
View File

@ -449,7 +449,7 @@ darwin_register_frameworks (int stdinc)
fails to find a header. We search each file in the include stack,
using FUNC, starting from the most deeply nested include and
finishing with the main input file. We stop searching when FUNC
returns non-zero. */
returns nonzero. */
static const char*
find_subframework_header (cpp_reader *pfile, const char *header, cpp_dir **dirp)

2
gcc/config/i386/i386.c
View File

@ -9960,7 +9960,7 @@ ix86_split_long_move (rtx operands[])
}
}
/* If optimizing for size, attempt to locally unCSE non-zero constants. */
/* If optimizing for size, attempt to locally unCSE nonzero constants. */
if (optimize_size)
{
if (GET_CODE (operands[5]) == CONST_INT

2
gcc/config/i386/predicates.md
View File

@ -571,7 +571,7 @@
(match_operand 0 "reg_or_pm1_operand")))
;; Return true if OP is a vector load from the constant pool with just
;; the first element non-zero.
;; the first element nonzero.
(define_predicate "zero_extended_scalar_load_operand"
(match_code "mem")
{

2
gcc/config/sparc/sparc.c
View File

@ -1644,7 +1644,7 @@ sparc_emit_set_const32 (rtx op0, rtx op1)
/* Load OP1, a symbolic 64-bit constant, into OP0, a DImode register.
If TEMP is non-zero, we are forbidden to use any other scratch
If TEMP is nonzero, we are forbidden to use any other scratch
registers. Otherwise, we are allowed to generate them as needed.
Note that TEMP may have TImode if the code model is TARGET_CM_MEDANY