mirror/gcc
2
0
Fork 0
mirror of git://gcc.gnu.org/git/gcc.git synced 2025-03-21 08:30:35 +08:00
Code Issues Packages Projects Releases Wiki Activity

ia64.h (MASK_INLINE_INT_DIV_LAT): Change value.

Browse Source 
* config/ia64/ia64.h (MASK_INLINE_INT_DIV_LAT): Change value.
	(MASK_INLINE_INT_DIV_THR): Ditto.
	(MASK_INLINE_SQRT_LAT): Ditto.
	(MASK_INLINE_SQRT_THR): Ditto.
	(MASK_DWARF2_ASM): Ditto.
	(MASK_EARLY_STOP_BITS): Ditto.

From-SVN: r77175
This commit is contained in:
Steve Ellcey 2004-02-03 16:39:42 +00:00 committed by Steve Ellcey
parent 8696d927c0
commit 0263e6bf3c
2 changed files with 15 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
gcc/ChangeLog
View File

@ -1,3 +1,12 @@
2004-02-03 Steve Ellcey <sje@cup.hp.com>
* config/ia64/ia64.h (MASK_INLINE_INT_DIV_LAT): Change value.
(MASK_INLINE_INT_DIV_THR): Ditto.
(MASK_INLINE_SQRT_LAT): Ditto.
(MASK_INLINE_SQRT_THR): Ditto.
(MASK_DWARF2_ASM): Ditto.
(MASK_EARLY_STOP_BITS): Ditto.
2004-02-02 Paul Brook <paul@codesourcery.com>
Merge from csl-arm-branch.

12
gcc/config/ia64/ia64.h
View File

@ -84,17 +84,17 @@ extern int target_flags;
#define MASK_INLINE_FLOAT_DIV_THR 0x00001000 /* inline div, max throughput. */
#define MASK_INLINE_INT_DIV_LAT 0x00000800 /* inline div, min latency. */
#define MASK_INLINE_INT_DIV_LAT 0x00002000 /* inline div, min latency. */
#define MASK_INLINE_INT_DIV_THR 0x00001000 /* inline div, max throughput. */
#define MASK_INLINE_INT_DIV_THR 0x00004000 /* inline div, max throughput. */
#define MASK_INLINE_SQRT_LAT 0x00002000 /* inline sqrt, min latency. */
#define MASK_INLINE_SQRT_LAT 0x00008000 /* inline sqrt, min latency. */
#define MASK_INLINE_SQRT_THR 0x00004000 /* inline sqrt, max throughput. */
#define MASK_INLINE_SQRT_THR 0x00010000 /* inline sqrt, max throughput. */
#define MASK_DWARF2_ASM 0x40000000 /* test dwarf2 line info via gas. */
#define MASK_DWARF2_ASM 0x00020000 /* test dwarf2 line info via gas. */
#define MASK_EARLY_STOP_BITS 0x00002000 /* tune stop bits for the model. */
#define MASK_EARLY_STOP_BITS 0x00040000 /* tune stop bits for the model. */
#define TARGET_BIG_ENDIAN (target_flags & MASK_BIG_ENDIAN)