mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
f6ac761239
* ld-cris/pv32-1.d: Update. * ld-alpha/tlsbin.dd: Update for empty section removal change. * ld-alpha/tlsbin.sd: Likewise. * ld-alpha/tlsbin.td: Likewise. * ld-alpha/tlsbinr.dd: Likewise. * ld-alpha/tlsbinr.rd: Likewise. * ld-alpha/tlspic.dd: Likewise. * ld-alpha/tlspic.rd: Likewise. * ld-alpha/tlspic.sd: Likewise. * ld-alpha/tlspic.td: Likewise. * ld-arm/tls-lib.d: Likewise. * ld-arm/tls-lib.r: Likewise. * ld-cris/gotplt2.d: Likewise. * ld-cris/gotplt3.d: Likewise. * ld-cris/hiddef1.d: Likewise. * ld-cris/libdso-10.d: Likewise. * ld-cris/libdso-11.d: Likewise. * ld-cris/libdso-12.d: Likewise. * ld-cris/libdso-14.d: Likewise. * ld-cris/libdso-2.d: Likewise. * ld-i386/tlsnopic.dd: Likewise. * ld-i386/tlsnopic.rd: Likewise. * ld-i386/tlsnopic.sd: Likewise. * ld-i386/tlspic.rd: Likewise. * ld-mmix/bpo-10.d: Likewise. * ld-mmix/bpo-22.d: Likewise. * ld-mmix/sec-7m.d: Likewise. * ld-powerpc/tlsexe.r: Likewise. * ld-powerpc/tlsexetoc.r: Likewise. * ld-powerpc/tlsso.g: Likewise. * ld-powerpc/tlsso.r: Likewise. * ld-powerpc/tlsso32.d: Likewise. * ld-powerpc/tlsso32.g: Likewise. * ld-powerpc/tlsso32.r: Likewise. * ld-powerpc/tlstocso.g: Likewise. * ld-powerpc/tlstocso.r: Likewise.
47 lines
1.3 KiB
Makefile
47 lines
1.3 KiB
Makefile
#source: tls32.s
|
|
#as: -a32
|
|
#ld: -shared -melf32ppc
|
|
#objdump: -dr
|
|
#target: powerpc*-*-*
|
|
|
|
.*: +file format elf32-powerpc
|
|
|
|
Disassembly of section \.text:
|
|
|
|
.* <_start>:
|
|
.*: 38 7f ff e8 addi r3,r31,-24
|
|
.*: 48 00 00 01 bl .*
|
|
.*: 38 7f ff e0 addi r3,r31,-32
|
|
.*: 48 00 00 01 bl .*
|
|
.*: 38 7f ff f0 addi r3,r31,-16
|
|
.*: 48 01 01 95 bl .*<__tls_get_addr@plt>
|
|
.*: 38 7f ff e0 addi r3,r31,-32
|
|
.*: 48 01 01 8d bl .*<__tls_get_addr@plt>
|
|
.*: 39 23 80 20 addi r9,r3,-32736
|
|
.*: 3d 23 00 00 addis r9,r3,0
|
|
.*: 81 49 80 24 lwz r10,-32732\(r9\)
|
|
.*: 81 3f ff f8 lwz r9,-8\(r31\)
|
|
.*: 7d 49 12 2e lhzx r10,r9,r2
|
|
.*: 89 42 00 00 lbz r10,0\(r2\)
|
|
.*: 3d 22 00 00 addis r9,r2,0
|
|
.*: 99 49 00 00 stb r10,0\(r9\)
|
|
.*: 38 7e ff d8 addi r3,r30,-40
|
|
.*: 48 00 00 01 bl .*
|
|
.*: 38 7e ff e0 addi r3,r30,-32
|
|
.*: 48 00 00 01 bl .*
|
|
.*: 91 43 80 04 stw r10,-32764\(r3\)
|
|
.*: 3d 23 00 00 addis r9,r3,0
|
|
.*: 91 49 80 08 stw r10,-32760\(r9\)
|
|
.*: 81 3e ff f8 lwz r9,-8\(r30\)
|
|
.*: 7d 49 13 2e sthx r10,r9,r2
|
|
.*: a1 42 00 00 lhz r10,0\(r2\)
|
|
.*: 3d 22 00 00 addis r9,r2,0
|
|
.*: a9 49 00 00 lha r10,0\(r9\)
|
|
Disassembly of section \.got:
|
|
|
|
.* <\.got>:
|
|
\.\.\.
|
|
.*: 4e 80 00 21 blrl
|
|
.*: 00 01 04 54 .*
|
|
\.\.\.
|