mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-03 04:12:10 +08:00
19f7b01094
* config/tc-sparc.c (sparc_ip): Fix a bug which caused v9_arg_p instructions to loose any special insn->architecture mask. * config/tc-sparc.c (v9a_asr_table): Add v9b ASRs. (sparc_md_end, sparc_arch_types, sparc_arch, sparc_elf_final_processing): Handle v8plusb and v9b architectures. (sparc_ip): Handle siam mode operands. Support v9b ASRs (and request v9b architecture if they are used). bfd/ * elf32-sparc.c (elf32_sparc_merge_private_bfd_data, elf32_sparc_object_p, elf32_sparc_final_write_processing): Support v8plusb. * elf64-sparc.c (sparc64_elf_merge_private_bfd_data, sparc64_elf_object_p): Support v9b. * archures.c: Declare v8plusb and v9b machines. * bfd-in2.h: Ditto. * cpu-sparc.c: Ditto. include/opcode/ * sparc.h (enum sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_V9B. Note that '3' is used for siam operand. opcodes/ * sparc-dis.c (v9a_asr_reg_names): Add v9b ASRs. (compute_arch_mask): Add v8plusb and v9b machines. (print_insn_sparc): siam mode decoding, accept ASRs up to 25. * opcodes/sparc-opc.c: Support for Cheetah instruction set. (prefetch_table): Add #invalidate. |
||
---|---|---|
.. | ||
aout | ||
coff | ||
elf | ||
mpw | ||
nlm | ||
opcode | ||
regs | ||
alloca-conf.h | ||
ansidecl.h | ||
bfdlink.h | ||
bin-bugs.h | ||
bout.h | ||
callback.h | ||
ChangeLog | ||
COPYING | ||
demangle.h | ||
dis-asm.h | ||
dyn-string.h | ||
filenames.h | ||
floatformat.h | ||
fnmatch.h | ||
fopen-bin.h | ||
fopen-same.h | ||
fopen-vms.h | ||
gdbm.h | ||
getopt.h | ||
hashtab.h | ||
hp-symtab.h | ||
ieee.h | ||
libiberty.h | ||
MAINTAINERS | ||
md5.h | ||
oasys.h | ||
objalloc.h | ||
obstack.h | ||
os9k.h | ||
partition.h | ||
progress.h | ||
remote-sim.h | ||
sim-d10v.h | ||
sort.h | ||
splay-tree.h | ||
symcat.h |