binutils-gdb/sim/bfin
Mike Frysinger eaf863cd1e sim: bfin: fix clear/set/toggle GPIO handling
The clear/set/toggle MMRs aren't backed by "real" data; they implicitly
perform bit operations on the associated data register.  So when we go
to process writes to them, we need to adjust the pointer accordingly so
that the actual backing data is modified.

Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-25 00:12:47 +00:00
..
bfroms sim: bfin: fix brace style 2011-03-15 20:44:11 +00:00
aclocal.m4
bfin-sim.c sim: bfin: update VIT_MAX behavior to match hardware when Acc.X bits are set 2011-03-24 03:14:20 +00:00
bfin-sim.h
ChangeLog sim: bfin: fix clear/set/toggle GPIO handling 2011-03-25 00:12:47 +00:00
config.in sim: bfin: check for kill/pread 2011-03-17 19:03:30 +00:00
configure sim: bfin: check for kill/pread 2011-03-17 19:03:30 +00:00
configure.ac sim: bfin: check for kill/pread 2011-03-17 19:03:30 +00:00
devices.c
devices.h sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_cec.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_cec.h
dv-bfin_ctimer.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_ctimer.h
dv-bfin_dma.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_dma.h
dv-bfin_dmac.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_dmac.h
dv-bfin_ebiu_amc.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_ebiu_amc.h
dv-bfin_ebiu_ddrc.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_ebiu_ddrc.h
dv-bfin_ebiu_sdc.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_ebiu_sdc.h
dv-bfin_emac.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_emac.h
dv-bfin_eppi.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_eppi.h
dv-bfin_evt.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_evt.h
dv-bfin_gpio.c sim: bfin: fix clear/set/toggle GPIO handling 2011-03-25 00:12:47 +00:00
dv-bfin_gpio.h sim: bfin: add GPIO device simulation 2011-03-15 21:01:45 +00:00
dv-bfin_gptimer.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_gptimer.h
dv-bfin_jtag.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_jtag.h
dv-bfin_mmu.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_mmu.h
dv-bfin_nfc.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_nfc.h
dv-bfin_otp.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_otp.h
dv-bfin_pll.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_pll.h
dv-bfin_ppi.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_ppi.h
dv-bfin_rtc.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_rtc.h
dv-bfin_sic.c sim: bfin: fix thinko in SIC pin encoding 2011-03-24 03:11:08 +00:00
dv-bfin_sic.h
dv-bfin_spi.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_spi.h
dv-bfin_trace.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_trace.h
dv-bfin_twi.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_twi.h sim: bfin: fix typo in TWI stat reg 2011-03-24 03:16:22 +00:00
dv-bfin_uart2.c sim: bfin: fix inverted W1C logic 2011-03-24 03:17:14 +00:00
dv-bfin_uart2.h
dv-bfin_uart.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_uart.h sim: bfin: define more UART LSR bits 2011-03-24 03:16:50 +00:00
dv-bfin_wdog.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_wdog.h
dv-bfin_wp.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
dv-bfin_wp.h
dv-eth_phy.c sim: bfin: fix brace style 2011-03-15 20:55:11 +00:00
gui.c sim: bfin: fix brace style 2011-03-15 20:44:11 +00:00
gui.h
insn_list.def
interp.c sim: bfin: check for kill/pread 2011-03-17 19:03:30 +00:00
linux-fixed-code.h sim: bfin: fix brace style 2011-03-15 20:44:11 +00:00
linux-fixed-code.s
linux-targ-map.h sim: bfin: fix brace style 2011-03-15 20:44:11 +00:00
machs.c sim: bfin: fix thinko in bfin_gpio bus addresses 2011-03-24 03:07:33 +00:00
machs.h
Makefile.in sim: bfin: add GPIO device simulation 2011-03-15 21:01:45 +00:00
proc_list.def
sim-main.h
tconfig.in
TODO sim: bfin: document SIC limitation 2011-03-24 03:18:17 +00:00