mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
1368b914e9
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
235 lines
5.1 KiB
Plaintext
235 lines
5.1 KiB
Plaintext
# frv testcase for nfdivs $FRi,$FRj,$FRk
|
|
# mach: fr500 fr550 frv
|
|
|
|
.include "testutils.inc"
|
|
|
|
float_constants
|
|
start
|
|
load_float_constants
|
|
|
|
.global nfdivs
|
|
nfdivs:
|
|
nfdivs fr0,fr28,fr1
|
|
test_fr_fr fr1,fr0
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr4,fr28,fr1
|
|
test_fr_fr fr1,fr4
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr8,fr28,fr1
|
|
test_fr_fr fr1,fr8
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr12,fr28,fr1
|
|
test_fr_fr fr1,fr12
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr28,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr28,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr24,fr28,fr1
|
|
test_fr_fr fr1,fr24
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr28,fr28,fr1
|
|
test_fr_fr fr1,fr28
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr32,fr28,fr1
|
|
test_fr_fr fr1,fr32
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr36,fr28,fr1
|
|
test_fr_fr fr1,fr36
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr40,fr28,fr1
|
|
test_fr_fr fr1,fr40
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr44,fr28,fr1
|
|
test_fr_fr fr1,fr44
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr48,fr28,fr1
|
|
test_fr_fr fr1,fr48
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr52,fr28,fr1
|
|
test_fr_fr fr1,fr52
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr16,fr0,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr4,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr8,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr12,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr24,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr28,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr32,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr36,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr40,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr44,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr48,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr16,fr52,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr20,fr0,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr4,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr8,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr12,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr24,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr28,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr32,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr36,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr40,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr44,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr48,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr20,fr52,fr1
|
|
test_fr_fr fr1,fr16
|
|
test_fr_fr fr1,fr20
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr8,fr28,fr1
|
|
test_fr_fr fr1,fr8
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
nfdivs fr28,fr8,fr1
|
|
test_fr_fr fr1,fr8
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr40,fr32,fr1
|
|
test_fr_fr fr1,fr36
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
; try to cause exceptions
|
|
set_spr_immed 0,fner0
|
|
set_spr_immed 0,fner1
|
|
nfdivs fr48,fr20,fr1
|
|
; test_fr_fr fr1,fr44
|
|
test_spr_immed 2,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
set_spr_immed 0,fner0
|
|
set_spr_immed 0,fner1
|
|
nfdivs fr52,fr16,fr1
|
|
; test_fr_fr fr1,fr44
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr56,fr28,fr1
|
|
; test_fr_fr fr1,fr44
|
|
test_spr_immed 0,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
nfdivs fr60,fr28,fr1
|
|
; test_fr_fr fr1,fr44
|
|
test_spr_immed 2,fner1
|
|
test_spr_immed 0,fner0
|
|
|
|
pass
|
|
|
|
|