mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
1368b914e9
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
972 lines
28 KiB
Plaintext
972 lines
28 KiB
Plaintext
# frv testcase for cmcpxis $GRi,$GRj,$ACCk,$CCi,$cond
|
|
# mach: all
|
|
|
|
.include "testutils.inc"
|
|
|
|
start
|
|
|
|
.global cmcpxis
|
|
cmcpxis:
|
|
set_spr_immed 0x1b1b,cccr
|
|
|
|
; Positive operands
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0x00,accg0
|
|
test_acc_immed 26,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 6,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 3,acc0
|
|
|
|
set_fr_iimmed 0x3ff8,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0,0x7ffe,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x0000,0xc000,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x3fff,0x0001,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -9,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -6,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -2,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xffff,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0xffff,0xbfff,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0xffff,0x7ffa,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x7fff,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0x8001,0x0000,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x8000,0x0000,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0x00,accg0
|
|
test_acc_immed 26,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 3,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0x3fff0001,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,1
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0x40000000,acc0
|
|
|
|
; Positive operands
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0x00,accg0
|
|
test_acc_immed 26,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 6,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 3,acc0
|
|
|
|
set_fr_iimmed 0x3ff8,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0,0x7ffe,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x0000,0xc000,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x3fff,0x0001,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -9,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -6,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -2,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xffff,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0xffff,0xbfff,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0xffff,0x7ffa,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x7fff,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0x8001,0x0000,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x8000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x8000,0x0000,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0x00,accg0
|
|
test_acc_immed 26,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 3,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0x3fff0001,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0x40000000,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc0,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc4,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc1,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc5,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc2,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
;
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc6,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Positive operands
|
|
set_accg_immed 0x00000011,accg0
|
|
set_acc_immed 0x11111111,acc0
|
|
set_fr_iimmed 2,4,fr7 ; multiply small numbers
|
|
set_fr_iimmed 5,3,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 3,1,fr7 ; multiply by 0
|
|
set_fr_iimmed 0,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 2,1,fr7 ; multiply by 1
|
|
set_fr_iimmed 1,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x3fff,2,fr7 ; 15 bit result
|
|
set_fr_iimmed 0x0007,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,2,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x2000,2,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr7 ; multiply small numbers
|
|
set_fr_iimmed 1,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,2,fr7 ; multiply by 1
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc3,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xfffe,0,fr7 ; multiply by 0
|
|
set_fr_iimmed 0xfffe,1,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x2001,0xfffe,fr7 ; 15 bit result
|
|
set_fr_iimmed 0xfff9,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr7 ; 16 bit result
|
|
set_fr_iimmed 0x0003,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x8000,fr7 ; max negative result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x7fff,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffc,fr7 ; multiply small numbers
|
|
set_fr_iimmed 0xfffb,0xfffd,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0xffff,0xffff,fr7 ; multiply by -1
|
|
set_fr_iimmed 0xffff,0xfffe,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x7fff,0x0000,fr7 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x7fff,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,0
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
set_fr_iimmed 0x8000,0x0000,fr7 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr8
|
|
cmcpxis fr7,fr8,acc0,cc7,1
|
|
test_accg_immed 0x00000011,accg0
|
|
test_acc_immed 0x11111111,acc0
|
|
|
|
pass
|