mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
ba60b96371
With the AArch64 Scalable Matrix Extension we have a new TPIDR2 register, and it will be added to the existing NT_ARM_TLS register set. Kernel patches are being reviewed here: https://lore.kernel.org/linux-arm-kernel/20220818170111.351889-1-broonie@kernel.org/ From GDB's perspective, we handle it in a similar way to the existing TPIDR register. But we need to consider cases of systems that only have TPIDR and systems that have both TPIDR and TPIDR2. With that in mind, the following patch adds the required code to support TPIDR2 and turns the org.gnu.gdb.aarch64.tls feature into a dynamically-generated target description as opposed to a static target description containing only TPIDR. That means we can remove the gdb/features/aarch64-tls.xml file and replace the existing gdb/features/aarch64-tls.c auto-generated file with a new file that dynamically generates the target description containing either TPIDR alone or TPIDR and TPIDR2. In the future, when *BSD's start to support this register, they can just enable it as is being done for the AArch64 Linux target. The core file read/write code has been updated to support TPIDR2 as well. On GDBserver's side, there is a small change to the find_regno function to expose a non-throwing version of it. It always seemed strange to me how find_regno causes the whole operation to abort if it doesn't find a particular register name. The patch moves code from find_regno into find_regno_no_throw and makes find_regno call find_regno_no_throw instead. This allows us to do register name lookups to find a particular register number without risking erroring out if nothing is found. The patch also adjusts the feature detection code for aarch64-fbsd, since the infrastructure is shared amongst all aarch64 targets. I haven't added code to support TPIDR2 in aarch64-fbsd though, as I'm not sure when/if that will happen.
49 lines
1.8 KiB
C
49 lines
1.8 KiB
C
/* GNU/Linux on AArch64 target support, prototypes.
|
|
|
|
Copyright (C) 2012-2022 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef AARCH64_LINUX_TDEP_H
|
|
#define AARCH64_LINUX_TDEP_H
|
|
|
|
#include "regset.h"
|
|
|
|
/* The general-purpose regset consists of 31 X registers, plus SP, PC,
|
|
and PSTATE registers, as defined in the AArch64 port of the Linux
|
|
kernel. */
|
|
#define AARCH64_LINUX_SIZEOF_GREGSET (34 * X_REGISTER_SIZE)
|
|
|
|
/* The fp regset consists of 32 V registers, plus FPCR and FPSR which
|
|
are 4 bytes wide each, and the whole structure is padded to 128 bit
|
|
alignment. */
|
|
#define AARCH64_LINUX_SIZEOF_FPREGSET (33 * V_REGISTER_SIZE)
|
|
|
|
/* The pauth regset consists of 2 X sized registers. */
|
|
#define AARCH64_LINUX_SIZEOF_PAUTH (2 * X_REGISTER_SIZE)
|
|
|
|
/* The MTE regset consists of a 64-bit register. */
|
|
#define AARCH64_LINUX_SIZEOF_MTE_REGSET (8)
|
|
|
|
extern const struct regset aarch64_linux_gregset;
|
|
extern const struct regset aarch64_linux_fpregset;
|
|
|
|
/* Matches HWCAP_PACA in kernel header arch/arm64/include/uapi/asm/hwcap.h. */
|
|
#define AARCH64_HWCAP_PACA (1 << 30)
|
|
|
|
#endif /* AARCH64_LINUX_TDEP_H */
|