mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
1368b914e9
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
126 lines
3.5 KiB
Plaintext
126 lines
3.5 KiB
Plaintext
# frv testcase for mqmulhs $GRi,$GRj,$ACCk
|
|
# mach: all
|
|
|
|
.include "testutils.inc"
|
|
|
|
start
|
|
|
|
.global mqmulhs
|
|
mqmulhs:
|
|
; Positive operands
|
|
set_fr_iimmed 2,3,fr8 ; multiply small numbers
|
|
set_fr_iimmed 3,2,fr10
|
|
set_fr_iimmed 0,1,fr9 ; multiply by 0
|
|
set_fr_iimmed 2,0,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 6,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_immed 6,acc1
|
|
test_accg_immed 0,accg2
|
|
test_acc_immed 0,acc2
|
|
test_accg_immed 0,accg3
|
|
test_acc_immed 0,acc3
|
|
|
|
set_fr_iimmed 2,1,fr8 ; multiply by 1
|
|
set_fr_iimmed 1,2,fr10
|
|
set_fr_iimmed 0x3fff,2,fr9 ; 15 bit result
|
|
set_fr_iimmed 2,0x3fff,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 2,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_immed 2,acc1
|
|
test_accg_immed 0,accg2
|
|
test_acc_limmed 0,0x7ffe,acc2
|
|
test_accg_immed 0,accg3
|
|
test_acc_limmed 0,0x7ffe,acc3
|
|
|
|
set_fr_iimmed 0x4000,2,fr8 ; 16 bit result
|
|
set_fr_iimmed 2,0x4000,fr10
|
|
set_fr_iimmed 0x7fff,0x7fff,fr9 ; max positive result
|
|
set_fr_iimmed 0x7fff,0x7fff,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_limmed 0x0000,0x8000,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_limmed 0x0000,0x8000,acc1
|
|
test_accg_immed 0,accg2
|
|
test_acc_limmed 0x3fff,0x0001,acc2
|
|
test_accg_immed 0,accg3
|
|
test_acc_limmed 0x3fff,0x0001,acc3
|
|
|
|
; Mixed operands
|
|
set_fr_iimmed 2,0xfffd,fr8 ; multiply small numbers
|
|
set_fr_iimmed 0xfffd,2,fr10
|
|
set_fr_iimmed 0xfffe,1,fr9 ; multiply by 1
|
|
set_fr_iimmed 1,0xfffe,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_immed -6,acc0
|
|
test_accg_immed 0xff,accg1
|
|
test_acc_immed -6,acc1
|
|
test_accg_immed 0xff,accg2
|
|
test_acc_immed -2,acc2
|
|
test_accg_immed 0xff,accg3
|
|
test_acc_immed -2,acc3
|
|
|
|
set_fr_iimmed 0xfffe,0,fr8 ; multiply by 0
|
|
set_fr_iimmed 0,0xfffe,fr10
|
|
set_fr_iimmed 0x2001,0xfffe,fr9 ; 15 bit result
|
|
set_fr_iimmed 0xfffe,0x2001,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_immed 0,acc1
|
|
test_accg_immed 0xff,accg2
|
|
test_acc_limmed 0xffff,0xbffe,acc2
|
|
test_accg_immed 0xff,accg3
|
|
test_acc_limmed 0xffff,0xbffe,acc3
|
|
|
|
set_fr_iimmed 0x4000,0xfffe,fr8 ; 16 bit result
|
|
set_fr_iimmed 0xfffe,0x4000,fr10
|
|
set_fr_iimmed 0x7fff,0x8000,fr9 ; max negative result
|
|
set_fr_iimmed 0x8000,0x7fff,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0xff,accg0
|
|
test_acc_limmed 0xffff,0x8000,acc0
|
|
test_accg_immed 0xff,accg1
|
|
test_acc_limmed 0xffff,0x8000,acc1
|
|
test_accg_immed 0xff,accg2
|
|
test_acc_limmed 0xc000,0x8000,acc2
|
|
test_accg_immed 0xff,accg3
|
|
test_acc_limmed 0xc000,0x8000,acc3
|
|
|
|
; Negative operands
|
|
set_fr_iimmed 0xfffe,0xfffd,fr8 ; multiply small numbers
|
|
set_fr_iimmed 0xfffd,0xfffe,fr10
|
|
set_fr_iimmed 0xffff,0xfffe,fr9 ; multiply by -1
|
|
set_fr_iimmed 0xfffe,0xffff,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 6,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_immed 6,acc1
|
|
test_accg_immed 0,accg2
|
|
test_acc_immed 2,acc2
|
|
test_accg_immed 0,accg3
|
|
test_acc_immed 2,acc3
|
|
|
|
set_fr_iimmed 0x8001,0x8001,fr8 ; almost max positive result
|
|
set_fr_iimmed 0x8001,0x8001,fr10
|
|
set_fr_iimmed 0x8000,0x8000,fr9 ; max positive result
|
|
set_fr_iimmed 0x8000,0x8000,fr11
|
|
mqmulhs fr8,fr10,acc0
|
|
test_accg_immed 0,accg0
|
|
test_acc_immed 0x3fff0001,acc0
|
|
test_accg_immed 0,accg1
|
|
test_acc_immed 0x3fff0001,acc1
|
|
test_accg_immed 0,accg2
|
|
test_acc_immed 0x40000000,acc2
|
|
test_accg_immed 0,accg3
|
|
test_acc_immed 0x40000000,acc3
|
|
|
|
pass
|