mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
4a94e36819
This commit brings all the changes made by running gdb/copyright.py as per GDB's Start of New Year Procedure. For the avoidance of doubt, all changes in this commits were performed by the script.
59 lines
2.0 KiB
XML
59 lines
2.0 KiB
XML
<?xml version="1.0"?>
|
|
<!-- Copyright (C) 2009-2022 Free Software Foundation, Inc.
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
are permitted in any medium without royalty provided the copyright
|
|
notice and this notice are preserved. -->
|
|
|
|
<!DOCTYPE target SYSTEM "gdb-target.dtd">
|
|
<target>
|
|
<xi:include href="power-core.xml"/>
|
|
<xi:include href="power-fpu.xml"/>
|
|
|
|
<feature name="405">
|
|
<reg name="pvr" bitsize="32" regnum="87"/>
|
|
<reg name="sprg0" bitsize="32" regnum="108"/>
|
|
<reg name="sprg1" bitsize="32"/>
|
|
<reg name="sprg2" bitsize="32"/>
|
|
<reg name="sprg3" bitsize="32"/>
|
|
<reg name="srr0" bitsize="32"/>
|
|
<reg name="srr1" bitsize="32"/>
|
|
<reg name="tbl" bitsize="32"/>
|
|
<reg name="tbu" bitsize="32"/>
|
|
<reg name="icdbdr" bitsize="32" regnum="119"/>
|
|
<reg name="esr" bitsize="32"/>
|
|
<reg name="dear" bitsize="32"/>
|
|
<reg name="evpr" bitsize="32"/>
|
|
<reg name="tsr" bitsize="32" regnum="124"/>
|
|
<reg name="tcr" bitsize="32"/>
|
|
<reg name="pit" bitsize="32"/>
|
|
<reg name="srr2" bitsize="32" regnum="129"/>
|
|
<reg name="srr3" bitsize="32"/>
|
|
<reg name="dbsr" bitsize="32"/>
|
|
<reg name="dbcr" bitsize="32"/>
|
|
<reg name="iac1" bitsize="32"/>
|
|
<reg name="iac2" bitsize="32"/>
|
|
<reg name="dac1" bitsize="32"/>
|
|
<reg name="dac2" bitsize="32"/>
|
|
<reg name="dccr" bitsize="32"/>
|
|
<reg name="iccr" bitsize="32"/>
|
|
<reg name="zpr" bitsize="32" regnum="143"/>
|
|
<reg name="pid" bitsize="32"/>
|
|
<reg name="sgr" bitsize="32"/>
|
|
<reg name="dcwr" bitsize="32"/>
|
|
<reg name="ccr0" bitsize="32" regnum="149"/>
|
|
<reg name="dbcr1" bitsize="32"/>
|
|
<reg name="dvc1" bitsize="32"/>
|
|
<reg name="dvc2" bitsize="32"/>
|
|
<reg name="iac3" bitsize="32"/>
|
|
<reg name="iac4" bitsize="32"/>
|
|
<reg name="sler" bitsize="32"/>
|
|
<reg name="sprg4" bitsize="32"/>
|
|
<reg name="sprg5" bitsize="32"/>
|
|
<reg name="sprg6" bitsize="32"/>
|
|
<reg name="sprg7" bitsize="32"/>
|
|
<reg name="su0r" bitsize="32"/>
|
|
<reg name="usprg0" bitsize="32"/>
|
|
</feature>
|
|
</target>
|