mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
e23eba971d
bfd * Makefile.am: Add entries for riscv32-elf and riscv64-elf. * config.bdf: Likewise. * configure.ac: Likewise. * Makefile.in: Regenerate. * configure: Regenerate. * archures.c: Add bfd_riscv_arch. * reloc.c: Add riscv relocs. * targets.c: Add riscv_elf32_vec and riscv_elf64_vec. * bfd-in2.h: Regenerate. * libbfd.h: Regenerate. * elf-bfd.h: Add RISCV_ELF_DATA to enum elf_target_id. * elfnn-riscv.c: New file. * elfxx-riscv.c: New file. * elfxx-riscv.h: New file. binutils* readelf.c (guess_is_rela): Add EM_RISCV. (get_machine_name): Likewise. (dump_relocations): Add support for riscv relocations. (get_machine_flags): Add support for riscv flags. (is_32bit_abs_reloc): Add R_RISCV_32. (is_64bit_abs_reloc): Add R_RISCV_64. (is_none_reloc): Add R_RISCV_NONE. * testsuite/binutils-all/objdump.exp (cpus_expected): Add riscv. Expect the debug_ranges test to fail. gas * Makefile.am: Add riscv files. * Makefile.in: Regenerate. * NEWS: Mention the support for this architecture. * configure.in: Define a default architecture. * configure: Regenerate. * configure.tgt: Add entries for riscv. * doc/as.texinfo: Likewise. * testsuite/gas/all/gas.exp: Expect the redef tests to fail. * testsuite/gas/elf/elf.exp: Expect the groupauto tests to fail. * config/tc-riscv.c: New file. * config/tc-riscv.h: New file. * doc/c-riscv.texi: New file. * testsuite/gas/riscv: New directory. * testsuite/gas/riscv/riscv.exp: New file. * testsuite/gas/riscv/t_insns.d: New file. * testsuite/gas/riscv/t_insns.s: New file. ld * Makefile.am: Add riscv files. * Makefile.in: Regenerate. * NEWS: Mention the support for this target. * configure.tgt: Add riscv entries. * emulparams/elf32lriscv-defs.sh: New file. * emulparams/elf32lriscv.sh: New file. * emulparams/elf64lriscv-defs.sh: New file. * emulparams/elf64lriscv.sh: New file. * emultempl/riscvelf.em: New file. opcodes * configure.ac: Add entry for bfd_riscv_arch. * configure: Regenerate. * disassemble.c (disassembler): Add support for riscv. (disassembler_usage): Likewise. * riscv-dis.c: New file. * riscv-opc.c: New file. include * dis-asm.h: Add prototypes for print_insn_riscv and print_riscv_disassembler_options. * elf/riscv.h: New file. * opcode/riscv-opc.h: New file. * opcode/riscv.h: New file.
102 lines
3.4 KiB
C
102 lines
3.4 KiB
C
/* tc-riscv.h -- header file for tc-riscv.c.
|
|
Copyright 2011-2016 Free Software Foundation, Inc.
|
|
|
|
Contributed by Andrew Waterman (andrew@sifive.com).
|
|
Based on MIPS target.
|
|
|
|
This file is part of GAS.
|
|
|
|
GAS is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
GAS is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING3. If not,
|
|
see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef TC_RISCV
|
|
#define TC_RISCV
|
|
|
|
#include "opcode/riscv.h"
|
|
|
|
struct frag;
|
|
struct expressionS;
|
|
|
|
#define TARGET_BYTES_BIG_ENDIAN 0
|
|
|
|
#define TARGET_ARCH bfd_arch_riscv
|
|
|
|
#define WORKING_DOT_WORD 1
|
|
#define LOCAL_LABELS_FB 1
|
|
|
|
/* Symbols named FAKE_LABEL_NAME are emitted when generating DWARF, so make
|
|
sure FAKE_LABEL_NAME is printable. It still must be distinct from any
|
|
real label name. So, append a space, which other labels can't contain. */
|
|
#define FAKE_LABEL_NAME ".L0 "
|
|
|
|
#define md_relax_frag(segment, fragp, stretch) \
|
|
riscv_relax_frag (segment, fragp, stretch)
|
|
extern int riscv_relax_frag (asection *, struct frag *, long);
|
|
|
|
#define md_section_align(seg,size) (size)
|
|
#define md_undefined_symbol(name) (0)
|
|
#define md_operand(x)
|
|
|
|
/* FIXME: it is unclear if this is used, or if it is even correct. */
|
|
#define MAX_MEM_FOR_RS_ALIGN_CODE (1 + 2)
|
|
|
|
/* The ISA of the target may change based on command-line arguments. */
|
|
#define TARGET_FORMAT riscv_target_format()
|
|
extern const char * riscv_target_format (void);
|
|
|
|
#define md_after_parse_args() riscv_after_parse_args()
|
|
extern void riscv_after_parse_args (void);
|
|
|
|
#define md_parse_long_option(arg) riscv_parse_long_option (arg)
|
|
extern int riscv_parse_long_option (const char *);
|
|
|
|
/* Let the linker resolve all the relocs due to relaxation. */
|
|
#define tc_fix_adjustable(fixp) 0
|
|
#define md_allow_local_subtract(l,r,s) 0
|
|
|
|
/* Values passed to md_apply_fix don't include symbol values. */
|
|
#define MD_APPLY_SYM_VALUE(FIX) 0
|
|
|
|
/* Global syms must not be resolved, to support ELF shared libraries. */
|
|
#define EXTERN_FORCE_RELOC \
|
|
(OUTPUT_FLAVOR == bfd_target_elf_flavour)
|
|
|
|
/* Postpone text-section label subtraction calculation until linking, since
|
|
linker relaxations might change the deltas. */
|
|
#define TC_FORCE_RELOCATION_SUB_SAME(FIX, SEG) ((SEG)->flags & SEC_CODE)
|
|
#define TC_FORCE_RELOCATION_SUB_LOCAL(FIX, SEG) 1
|
|
#define TC_VALIDATE_FIX_SUB(FIX, SEG) 1
|
|
#define TC_FORCE_RELOCATION_LOCAL(FIX) 1
|
|
#define DIFF_EXPR_OK 1
|
|
|
|
extern void riscv_pop_insert (void);
|
|
#define md_pop_insert() riscv_pop_insert ()
|
|
|
|
#define TARGET_USE_CFIPOP 1
|
|
|
|
#define tc_cfi_frame_initial_instructions riscv_cfi_frame_initial_instructions
|
|
extern void riscv_cfi_frame_initial_instructions (void);
|
|
|
|
#define tc_regname_to_dw2regnum tc_riscv_regname_to_dw2regnum
|
|
extern int tc_riscv_regname_to_dw2regnum (char *);
|
|
|
|
extern unsigned xlen;
|
|
#define DWARF2_DEFAULT_RETURN_COLUMN X_RA
|
|
#define DWARF2_CIE_DATA_ALIGNMENT (-(int) (xlen / 8))
|
|
|
|
#define elf_tc_final_processing riscv_elf_final_processing
|
|
extern void riscv_elf_final_processing (void);
|
|
|
|
#endif /* TC_RISCV */
|