mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-12-27 04:52:05 +08:00
Code Issues Packages Projects Releases Wiki Activity
bd87d4ef88
binutils-gdb/sim/example-synacor
History
Joel Brobecker 213516ef31 Update copyright year range in header of all files managed by GDB 
This commit is the result of running the gdb/copyright.py script,
which automated the update of the copyright year range for all
source files managed by the GDB project to be updated to include
year 2023.
2023-01-01 17:01:16 +04:00
..
ChangeLog-2021
example-synacor-sim.h Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
interp.c Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
local.mk Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
Makefile.in Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
README
README.arch-spec
sim-main.c Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
sim-main.h Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00

README 

= OVERVIEW =

The Synacor Challenge is a fun programming exercise with a number of puzzles
built into it.  You can find more details about it here:
https://challenge.synacor.com/

The first puzzle is writing an interpreter for their custom ISA.  This is a
simulator for that custom CPU.  The CPU is quite basic: it's 16-bit with only
8 registers and a limited set of instructions.  This means the port will never
grow new features.  See README.arch-spec for more details.

Implementing it here ends up being quite useful: it acts as a simple constrained
"real world" example for people who want to implement a new simulator for their
own architecture.  We demonstrate all the basic fundamentals (registers, memory,
branches, and tracing) that all ports should have.