mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-27 03:51:15 +08:00
38bf472a15
Add support for the Imagination interAptiv MR2 MIPS32r3 processor with
the MIPS16e2 ASE as per documentation, including in particular:
1. Support for implementation-specific interAptiv MR2 COPYW and UCOPYW
MIPS16e2 instructions[1], for assembly and disassembly,
2. Support for implementation-specific interAptiv MR2 SAVE and RESTORE
regular MIPS instructions[2], for assembly and disassembly,
3. ELF binary file annotation for the interAptiv MR2 MIPS architecture
extension.
4. Support for interAptiv MR2 architecture selection for assembly, in
the form of the `-march=interaptiv-mr2' command-line option and its
corresponding `arch=interaptiv-mr2' setting for the `.set' and
`.module' pseudo-ops.
5. Support for interAptiv MR2 architecture selection for disassembly,
in the form of the `mips:interaptiv-mr2' target architecture, for
use e.g. with the `-m' command-line option for `objdump'.
Parts of this change by Matthew Fortune and Andrew Bennett.
References:
[1] "MIPS32 interAptiv Multiprocessing System Software User's Manual",
Imagination Technologies Ltd., Document Number: MD00904, Revision
02.01, June 15, 2016, Section 24.3 "MIPS16e2 Implementation Specific
Instructions", pp. 878-883
[2] same, Chapter 25 "Implementation-specific Instructions", pp. 911-917
include/
* elf/mips.h (E_MIPS_MACH_IAMR2): New macro.
(AFL_EXT_INTERAPTIV_MR2): Likewise.
* opcode/mips.h: Document new operand codes defined.
(INSN_INTERAPTIV_MR2): New macro.
(INSN_CHIP_MASK): Adjust accordingly.
(CPU_INTERAPTIV_MR2): New macro.
(cpu_is_member) <CPU_INTERAPTIV_MR2>: New case.
(MIPS16_ALL_ARGS): Rename to...
(MIPS_SVRS_ALL_ARGS): ... this.
(MIPS16_ALL_STATICS): Rename to...
(MIPS_SVRS_ALL_STATICS): ... this.
bfd/
* archures.c (bfd_mach_mips_interaptiv_mr2): New macro.
* cpu-mips.c (I_interaptiv_mr2): New enum value.
(arch_info_struct): Add "mips:interaptiv-mr2" entry.
* elfxx-mips.c (_bfd_elf_mips_mach) <E_MIPS_MACH_IAMR2>: New
case.
(mips_set_isa_flags) <bfd_mach_mips_interaptiv_mr2>: Likewise.
(bfd_mips_isa_ext) <bfd_mach_mips_interaptiv_mr2>: Likewise.
(print_mips_isa_ext) <AFL_EXT_INTERAPTIV_MR2>: Likewise.
(mips_mach_extensions): Add `bfd_mach_mipsisa32r3' and
`bfd_mach_mips_interaptiv_mr2' entries.
* bfd-in2.h: Regenerate.
opcodes/
* mips-formats.h (INT_BIAS): New macro.
(INT_ADJ): Redefine in INT_BIAS terms.
* mips-dis.c (mips_arch_choices): Add "interaptiv-mr2" entry.
(mips_print_save_restore): New function.
(print_insn_arg) <OP_SAVE_RESTORE_LIST>: Update comment.
(validate_insn_args) <OP_SAVE_RESTORE_LIST>: Remove `abort'
call.
(print_insn_args): Handle OP_SAVE_RESTORE_LIST.
(print_mips16_insn_arg): Call `mips_print_save_restore' for
OP_SAVE_RESTORE_LIST handling, factored out from here.
* mips-opc.c (decode_mips_operand) <'-'> <'m'>: New case.
(RD_31, RD_SP, WR_SP, MOD_SP, IAMR2): New macros.
(mips_builtin_opcodes): Add "restore" and "save" entries.
* mips16-opc.c (decode_mips16_operand) <'n', 'o'>: New cases.
(IAMR2): New macro.
(mips16_opcodes): Add "copyw" and "ucopyw" entries.
binutils/
* readelf.c (get_machine_flags) <E_MIPS_MACH_IAMR2>: New case.
(print_mips_isa_ext) <AFL_EXT_INTERAPTIV_MR2>: Likewise.
* NEWS: Mention Imagination interAptiv MR2 processor support.
gas/
* config/tc-mips.c (validate_mips_insn): Handle
OP_SAVE_RESTORE_LIST specially.
(mips_encode_save_restore, mips16_encode_save_restore): New
functions.
(match_save_restore_list_operand): Factor out SAVE/RESTORE
operand insertion into the instruction word or halfword to these
new functions.
(mips_cpu_info_table): Add "interaptiv-mr2" entry.
* doc/c-mips.texi (MIPS Options): Add `interaptiv-mr2' to the
`-march=' argument list.
170 lines
6.4 KiB
C
170 lines
6.4 KiB
C
/* bfd back-end for mips support
|
|
Copyright (C) 1990-2017 Free Software Foundation, Inc.
|
|
Written by Steve Chamberlain of Cygnus Support.
|
|
|
|
This file is part of BFD, the Binary File Descriptor library.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
|
|
MA 02110-1301, USA. */
|
|
|
|
#include "sysdep.h"
|
|
#include "bfd.h"
|
|
#include "libbfd.h"
|
|
|
|
static const bfd_arch_info_type *mips_compatible
|
|
(const bfd_arch_info_type *, const bfd_arch_info_type *);
|
|
|
|
/* The default routine tests bits_per_word, which is wrong on mips as
|
|
mips word size doesn't correlate with reloc size. */
|
|
|
|
static const bfd_arch_info_type *
|
|
mips_compatible (const bfd_arch_info_type *a, const bfd_arch_info_type *b)
|
|
{
|
|
if (a->arch != b->arch)
|
|
return NULL;
|
|
|
|
/* Machine compatibility is checked in
|
|
_bfd_mips_elf_merge_private_bfd_data. */
|
|
|
|
return a;
|
|
}
|
|
|
|
#define N(BITS_WORD, BITS_ADDR, NUMBER, PRINT, DEFAULT, NEXT) \
|
|
{ \
|
|
BITS_WORD, /* bits in a word */ \
|
|
BITS_ADDR, /* bits in an address */ \
|
|
8, /* 8 bits in a byte */ \
|
|
bfd_arch_mips, \
|
|
NUMBER, \
|
|
"mips", \
|
|
PRINT, \
|
|
3, \
|
|
DEFAULT, \
|
|
mips_compatible, \
|
|
bfd_default_scan, \
|
|
bfd_arch_default_fill, \
|
|
NEXT, \
|
|
}
|
|
|
|
enum
|
|
{
|
|
I_mips3000,
|
|
I_mips3900,
|
|
I_mips4000,
|
|
I_mips4010,
|
|
I_mips4100,
|
|
I_mips4111,
|
|
I_mips4120,
|
|
I_mips4300,
|
|
I_mips4400,
|
|
I_mips4600,
|
|
I_mips4650,
|
|
I_mips5000,
|
|
I_mips5400,
|
|
I_mips5500,
|
|
I_mips5900,
|
|
I_mips6000,
|
|
I_mips7000,
|
|
I_mips8000,
|
|
I_mips9000,
|
|
I_mips10000,
|
|
I_mips12000,
|
|
I_mips14000,
|
|
I_mips16000,
|
|
I_mips16,
|
|
I_mips5,
|
|
I_mipsisa32,
|
|
I_mipsisa32r2,
|
|
I_mipsisa32r3,
|
|
I_mipsisa32r5,
|
|
I_mipsisa32r6,
|
|
I_mipsisa64,
|
|
I_mipsisa64r2,
|
|
I_mipsisa64r3,
|
|
I_mipsisa64r5,
|
|
I_mipsisa64r6,
|
|
I_sb1,
|
|
I_loongson_2e,
|
|
I_loongson_2f,
|
|
I_loongson_3a,
|
|
I_mipsocteon,
|
|
I_mipsocteonp,
|
|
I_mipsocteon2,
|
|
I_mipsocteon3,
|
|
I_xlr,
|
|
I_interaptiv_mr2,
|
|
I_micromips
|
|
};
|
|
|
|
#define NN(index) (&arch_info_struct[(index) + 1])
|
|
|
|
static const bfd_arch_info_type arch_info_struct[] =
|
|
{
|
|
N (32, 32, bfd_mach_mips3000, "mips:3000", FALSE, NN(I_mips3000)),
|
|
N (32, 32, bfd_mach_mips3900, "mips:3900", FALSE, NN(I_mips3900)),
|
|
N (64, 64, bfd_mach_mips4000, "mips:4000", FALSE, NN(I_mips4000)),
|
|
N (32, 32, bfd_mach_mips4010, "mips:4010", FALSE, NN(I_mips4010)),
|
|
N (64, 64, bfd_mach_mips4100, "mips:4100", FALSE, NN(I_mips4100)),
|
|
N (64, 64, bfd_mach_mips4111, "mips:4111", FALSE, NN(I_mips4111)),
|
|
N (64, 64, bfd_mach_mips4120, "mips:4120", FALSE, NN(I_mips4120)),
|
|
N (64, 64, bfd_mach_mips4300, "mips:4300", FALSE, NN(I_mips4300)),
|
|
N (64, 64, bfd_mach_mips4400, "mips:4400", FALSE, NN(I_mips4400)),
|
|
N (64, 64, bfd_mach_mips4600, "mips:4600", FALSE, NN(I_mips4600)),
|
|
N (64, 64, bfd_mach_mips4650, "mips:4650", FALSE, NN(I_mips4650)),
|
|
N (64, 64, bfd_mach_mips5000, "mips:5000", FALSE, NN(I_mips5000)),
|
|
N (64, 64, bfd_mach_mips5400, "mips:5400", FALSE, NN(I_mips5400)),
|
|
N (64, 64, bfd_mach_mips5500, "mips:5500", FALSE, NN(I_mips5500)),
|
|
N (64, 32, bfd_mach_mips5900, "mips:5900", FALSE, NN(I_mips5900)),
|
|
N (32, 32, bfd_mach_mips6000, "mips:6000", FALSE, NN(I_mips6000)),
|
|
N (64, 64, bfd_mach_mips7000, "mips:7000", FALSE, NN(I_mips7000)),
|
|
N (64, 64, bfd_mach_mips8000, "mips:8000", FALSE, NN(I_mips8000)),
|
|
N (64, 64, bfd_mach_mips9000, "mips:9000", FALSE, NN(I_mips9000)),
|
|
N (64, 64, bfd_mach_mips10000,"mips:10000", FALSE, NN(I_mips10000)),
|
|
N (64, 64, bfd_mach_mips12000,"mips:12000", FALSE, NN(I_mips12000)),
|
|
N (64, 64, bfd_mach_mips14000,"mips:14000", FALSE, NN(I_mips14000)),
|
|
N (64, 64, bfd_mach_mips16000,"mips:16000", FALSE, NN(I_mips16000)),
|
|
N (64, 64, bfd_mach_mips16, "mips:16", FALSE, NN(I_mips16)),
|
|
N (64, 64, bfd_mach_mips5, "mips:mips5", FALSE, NN(I_mips5)),
|
|
N (32, 32, bfd_mach_mipsisa32, "mips:isa32", FALSE, NN(I_mipsisa32)),
|
|
N (32, 32, bfd_mach_mipsisa32r2,"mips:isa32r2", FALSE, NN(I_mipsisa32r2)),
|
|
N (32, 32, bfd_mach_mipsisa32r3,"mips:isa32r3", FALSE, NN(I_mipsisa32r3)),
|
|
N (32, 32, bfd_mach_mipsisa32r5,"mips:isa32r5", FALSE, NN(I_mipsisa32r5)),
|
|
N (32, 32, bfd_mach_mipsisa32r6,"mips:isa32r6", FALSE, NN(I_mipsisa32r6)),
|
|
N (64, 64, bfd_mach_mipsisa64, "mips:isa64", FALSE, NN(I_mipsisa64)),
|
|
N (64, 64, bfd_mach_mipsisa64r2,"mips:isa64r2", FALSE, NN(I_mipsisa64r2)),
|
|
N (64, 64, bfd_mach_mipsisa64r3,"mips:isa64r3", FALSE, NN(I_mipsisa64r3)),
|
|
N (64, 64, bfd_mach_mipsisa64r5,"mips:isa64r5", FALSE, NN(I_mipsisa64r5)),
|
|
N (64, 64, bfd_mach_mipsisa64r6,"mips:isa64r6", FALSE, NN(I_mipsisa64r6)),
|
|
N (64, 64, bfd_mach_mips_sb1, "mips:sb1", FALSE, NN(I_sb1)),
|
|
N (64, 64, bfd_mach_mips_loongson_2e, "mips:loongson_2e", FALSE, NN(I_loongson_2e)),
|
|
N (64, 64, bfd_mach_mips_loongson_2f, "mips:loongson_2f", FALSE, NN(I_loongson_2f)),
|
|
N (64, 64, bfd_mach_mips_loongson_3a, "mips:loongson_3a", FALSE, NN(I_loongson_3a)),
|
|
N (64, 64, bfd_mach_mips_octeon,"mips:octeon", FALSE, NN(I_mipsocteon)),
|
|
N (64, 64, bfd_mach_mips_octeonp,"mips:octeon+", FALSE, NN(I_mipsocteonp)),
|
|
N (64, 64, bfd_mach_mips_octeon2,"mips:octeon2", FALSE, NN(I_mipsocteon2)),
|
|
N (64, 64, bfd_mach_mips_octeon3, "mips:octeon3", FALSE, NN(I_mipsocteon3)),
|
|
N (64, 64, bfd_mach_mips_xlr, "mips:xlr", FALSE, NN(I_xlr)),
|
|
N (32, 32, bfd_mach_mips_interaptiv_mr2, "mips:interaptiv-mr2", FALSE,
|
|
NN(I_interaptiv_mr2)),
|
|
N (64, 64, bfd_mach_mips_micromips,"mips:micromips",FALSE,0)
|
|
};
|
|
|
|
/* The default architecture is mips:3000, but with a machine number of
|
|
zero. This lets the linker distinguish between a default setting
|
|
of mips, and an explicit setting of mips:3000. */
|
|
|
|
const bfd_arch_info_type bfd_mips_arch =
|
|
N (32, 32, 0, "mips", TRUE, &arch_info_struct[0]);
|