mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
2e0ce1c84d
bfd/ * elf-bfd.h (struct eh_cie_fde): Add u.cie.per_encoding_aligned8. * elf-eh-frame.c (size_of_output_cie_fde): Don't align here. (next_cie_fde_offset): New function. (_bfd_elf_parse_eh_frame): Set u.cie.per_encoding_aligned8. (_bfd_elf_discard_section_eh_frame): Align zero terminator to four bytes. Align CIEs to four or eight bytes depending on per_encoding_aligned8. Align FDEs according to their encoding. Pad last FDE to output section alignment. (_bfd_elf_write_section_eh_frame): Adjust to suit. Remove assertion. * elf64-ppc.c (glink_eh_frame_cie): Delete padding. (ppc64_elf_size_stubs): Pad glink eh_frame as per elf-eh-frame.c. (ppc64_elf_finish_dynamic_sections): Adjust to suit. ld/ * testsuite/ld-elf/eh3.d: Adjust for eh_frame alignment change. * testsuite/ld-elf/eh6.d: Likewise. * testsuite/ld-alpha/tlsbin.dd: Likewise. * testsuite/ld-alpha/tlsbin.td: Likewise. * testsuite/ld-alpha/tlsbinr.dd: Likewise. * testsuite/ld-alpha/tlspic.dd: Likewise. * testsuite/ld-alpha/tlspic.rd: Likewise. * testsuite/ld-alpha/tlspic.sd: Likewise. * testsuite/ld-alpha/tlspic.td: Likewise. * testsuite/ld-mips-elf/eh-frame1-n64.d: Likewise. * testsuite/ld-mips-elf/eh-frame2-n64.d: Likewise. * testsuite/ld-mips-elf/eh-frame3.d: Likewise. * testsuite/ld-x86-64/pr20830a.d: Likewise. * testsuite/ld-x86-64/pr21038a.d: Likewise. * testsuite/ld-x86-64/pr21038b.d: Likewise. * testsuite/ld-x86-64/pr21038c.d: Likewise.
63 lines
2.3 KiB
Plaintext
63 lines
2.3 KiB
Plaintext
#source: align.s
|
|
#source: tlsbinpic.s
|
|
#source: tlsbin.s
|
|
#as:
|
|
#ld: -melf64alpha
|
|
#objdump: -drj.text
|
|
#target: alpha*-*-*
|
|
|
|
.*: +file format elf64-alpha
|
|
|
|
Disassembly of section \.text:
|
|
|
|
0+120001000 <fn2>:
|
|
120001000: 02 00 bb 27 ldah gp,2\(t12\)
|
|
120001004: a8 82 bd 23 lda gp,-32088\(gp\)
|
|
120001008: 3e 15 c2 43 subq sp,0x10,sp
|
|
12000100c: 00 00 5e b7 stq ra,0\(sp\)
|
|
120001010: 18 80 1d 22 lda a0,-32744\(gp\)
|
|
120001014: 08 80 7d a7 ldq t12,-32760\(gp\)
|
|
120001018: 00 40 5b 6b jsr ra,\(t12\),12000101c <.*>
|
|
12000101c: 02 00 ba 27 ldah gp,2\(ra\)
|
|
120001020: 8c 82 bd 23 lda gp,-32116\(gp\)
|
|
120001024: 38 80 1d 22 lda a0,-32712\(gp\)
|
|
120001028: 08 80 7d a7 ldq t12,-32760\(gp\)
|
|
12000102c: 00 40 5b 6b jsr ra,\(t12\),120001030 <.*>
|
|
120001030: 02 00 ba 27 ldah gp,2\(ra\)
|
|
120001034: 78 82 bd 23 lda gp,-32136\(gp\)
|
|
120001038: 28 80 1d 22 lda a0,-32728\(gp\)
|
|
12000103c: 08 80 7d a7 ldq t12,-32760\(gp\)
|
|
120001040: 00 40 5b 6b jsr ra,\(t12\),120001044 <.*>
|
|
120001044: 02 00 ba 27 ldah gp,2\(ra\)
|
|
120001048: 64 82 bd 23 lda gp,-32156\(gp\)
|
|
12000104c: 21 00 20 20 lda t0,33\(v0\)
|
|
120001050: 28 80 1d 22 lda a0,-32728\(gp\)
|
|
120001054: 08 80 7d a7 ldq t12,-32760\(gp\)
|
|
120001058: 00 40 5b 6b jsr ra,\(t12\),12000105c <.*>
|
|
12000105c: 02 00 ba 27 ldah gp,2\(ra\)
|
|
120001060: 4c 82 bd 23 lda gp,-32180\(gp\)
|
|
120001064: 40 00 20 20 lda t0,64\(v0\)
|
|
120001068: 46 00 20 20 lda t0,70\(v0\)
|
|
12000106c: 00 00 20 24 ldah t0,0\(v0\)
|
|
120001070: 4b 00 21 20 lda t0,75\(t0\)
|
|
120001074: 10 80 3d a4 ldq t0,-32752\(gp\)
|
|
120001078: 01 04 20 40 addq t0,v0,t0
|
|
12000107c: 00 00 5e a7 ldq ra,0\(sp\)
|
|
120001080: 1e 14 c2 43 addq sp,0x10,sp
|
|
120001084: 01 80 fa 6b ret
|
|
|
|
0+120001088 <_start>:
|
|
120001088: 9e 00 00 00 rduniq
|
|
12000108c: 09 04 e0 47 mov v0,s0
|
|
120001090: 00 80 3d a4 ldq t0,-32768\(gp\)
|
|
120001094: 01 04 29 40 addq t0,s0,t0
|
|
120001098: 48 80 3d a4 ldq t0,-32696\(gp\)
|
|
12000109c: 01 04 29 40 addq t0,s0,t0
|
|
1200010a0: 10 00 29 20 lda t0,16\(s0\)
|
|
1200010a4: 96 00 29 20 lda t0,150\(s0\)
|
|
1200010a8: 00 00 29 24 ldah t0,0\(s0\)
|
|
1200010ac: 57 00 21 20 lda t0,87\(t0\)
|
|
1200010b0: 50 80 3d a4 ldq t0,-32688\(gp\)
|
|
1200010b4: 01 04 29 40 addq t0,s0,t0
|
|
1200010b8: 01 80 fa 6b ret
|