Alan Modra cc6aa1a6e0 ubsan: m32c: left shift of negative value ... There are probably a lot more of these still here. cpu/ * m32c.cpu (f-dsp-8-u16, f-dsp-8-s16): Rearrange to mask any sign bits before shifting rather than masking after shifting. (f-dsp-16-u16, f-dsp-16-s16, f-dsp-32-u16, f-dsp-32-s16): Likewise. (f-dsp-40-u16, f-dsp-40-s16, f-dsp-48-u16, f-dsp-48-s16): Likewise. (f-dsp-64-u16, f-dsp-8-s24): Likewise. (f-bitbase32-16-s19-unprefixed): Avoid signed left shift. opcodes/ * m32c-ibld.c: Regenerate.		2020-01-06 21:53:51 +10:30
..
bpf.cpu	ubsan: bpf: left shift cannot be represented in type 'DI' (aka 'long')	2019-12-17 14:32:23 +10:30
bpf.opc	cpu: add eBPF cpu description	2019-05-23 19:33:50 +02:00
ChangeLog	ubsan: m32c: left shift of negative value	2020-01-06 21:53:51 +10:30
cris.cpu
epiphany.cpu	Remove more shifts for sign/zero extension	2019-12-11 21:14:19 +10:30
epiphany.opc	epiphany/disassembler: Improve alignment of output.	2016-02-02 11:09:17 +00:00
fr30.cpu	Correct fr30 comment	2016-03-03 12:55:30 +10:30
fr30.opc
frv.cpu
frv.opc	opcodes error messages	2018-03-03 11:34:26 +10:30
ip2k.cpu
ip2k.opc
iq10.cpu
iq2000.cpu	ubsan: iq2000: left shift of negative value	2019-12-23 18:04:12 +10:30
iq2000.opc
iq2000m.cpu
lm32.cpu	Remove more shifts for sign/zero extension	2019-12-11 21:14:19 +10:30
lm32.opc
m32c.cpu	ubsan: m32c: left shift of negative value	2020-01-06 21:53:51 +10:30
m32c.opc
m32r.cpu	ubsan: m32r: left shift of negative value	2020-01-04 19:20:33 +10:30
m32r.opc
mep-avc2.cpu
mep-avc.cpu
mep-c5.cpu
mep-core.cpu
mep-default.cpu
mep-ext-cop.cpu
mep-fmax.cpu
mep-h1.cpu
mep-ivc2.cpu
mep-rhcop.cpu
mep-sample-ucidsp.cpu
mep.cpu
mep.opc	Add fall through comment to source in cpu/	2016-10-06 22:48:37 +10:30
mt.cpu
mt.opc
or1k.cpu	cpu/or1k: Document no branch delay slot architectures and l.adrp	2019-06-13 06:16:19 +09:00
or1k.opc	cpu/or1k: Add support for orfp64a32 spec	2019-06-13 06:16:18 +09:00
or1kcommon.cpu	cpu/or1k: Add support for orfp64a32 spec	2019-06-13 06:16:18 +09:00
or1korbis.cpu	ubsan: or1k: left shift of negative value	2019-12-20 17:57:58 +10:30
or1korfpx.cpu	cpu/or1k: Update fpu compare symbols to imply set flag	2019-06-13 06:16:19 +09:00
sh64-compact.cpu
sh64-media.cpu
sh.cpu
sh.opc
simplify.inc
xc16x.cpu
xc16x.opc
xstormy16.cpu	ubsan: xstormy16: left shift of negative value	2019-12-16 17:35:13 +10:30
xstormy16.opc