mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
604c2f837c
Include "features/rs6000/powerpc-vsx64.c". (ppc_supply_vsxregset): New function. (ppc_collect_vsxregset): New function. (IS_VSX_PSEUDOREG): New macro. (IS_EFP_PSEUDOREG): New macro. (vsx_register_p): New function. (ppc_vsx_support_p): New function. (rs6000_builtin_type_vec128): New function. (rs6000_register_name): Hide upper halves of vs0~vs31. Return correct names for VSX registers and EFPR registers. (rs6000_pseudo_register_type): Return correct types for VSX and EFPR registers. (rs6000_pseudo_register_reggroup_p): Return correct group for VSX and EFPR registers. (ppc_pseudo_register_read): Rename to dfp_pseudo_register_read. (ppc_pseudo_register_write): Rename to dfp_pseudo_register_write. (vsx_pseudo_register_read): New function. (vsx_pseudo_register_write): New function. (efpr_pseudo_register_read): New function. (efpr_pseudo_register_write): New function. (rs6000_pseudo_register_read): Call new VSX and EFPR read functions. (rs6000_pseudo_register_write): Call new VSX and EFPR write functions. (rs6000_gdbarch_init): Declare have_vsx. Initialize new upper half VSX registers. Initialize VSX-related and EFPR-related pseudo-registers variables. Adjust the number of pseudo registers accordingly. * ppc-linux-nat.c: Define PTRACE_GETVSXREGS, PTRACE_SETVSXREGS and SIZEOF_VSRREGS. (gdb_vsxregset_t): New type. (have_ptrace_getsetvsxregs): New variable. (fetch_vsx_register): New function. (fetch_register): Handle VSX registers. (fetch_vsx_registers): New function. (fetch_ppc_registers): Handle VSX registers. (store_ppc_registers): Handle VSX registers. (store_vsx_register): New function. (store_register): Handle VSX registers. (store_vsx_registers): New function. (ppc_linux_read_description): Handle VSX-enabled inferiors. (gdb_vsxregset_t): New type. (supply_vsxregset): New function. (fill_vsxregset): New function. * ppc-tdep.h (vsx_register_p): New prototype. (vsx_support_p): New prototype. (ppc_vsr0_regnum): New variable. (ppc_vsr0_upper_regnum): Likewise. (ppc_efpr0_regnum): Likewise. (ppc_builtin_type_vec128): New type. (ppc_num_vsrs): New constant. (ppc_num_vshrs): New constant. (ppc_num_efprs): Likewise. Define POWERPC_VEC_VSX PPC_VSR0_UPPER_REGNUM and PPC_VSR31_UPPER_REGNUM. (ppc_supply_vsxregset): New prototype. (ppc_collect_vsxregset): New prototype. * ppc-linux-tdep.c: Include "features/rs6000/powerpc-vsx32l.c" Include "features/rs6000/powerpc-vsx64l.c". (_initialize_ppc_linux_tdep): Initialize VSX-enabled targets. (ppc_linux_regset_sections): Add new ".reg-ppc-vsx" field. (ppc32_linux_vsxregset): New 32-bit VSX-enabled regset. (ppc_linux_regset_from_core_section): Handle VSX core section. (ppc_linux_core_read_description): Support VSX-enabled core files. * ppc-linux-tdep.h: Declare *tdesc_powerpc_vsx32l Declare tdesc_powerpc_vsx64l * corelow.c (get_core_register_section): Support VSX-enabled core files. * features/rs6000/power-vsx.xml: New VSX descriptions. * features/rs6000/powerpc-vsx32.xml: New file. * features/rs6000/powerpc-vsx32l.xml: New file. * features/rs6000/powerpc-vsx64.xml: New file. * features/rs6000/powerpc-vsx64l.xml: New file. * features/rs6000/powerpc-vsx32.c: New file (generated). * features/rs6000/powerpc-vsx32l.c: New file (generated). * features/rs6000/powerpc-vsx64.c: New file (generated). * features/rs6000/powerpc-vsx64l.c: New file (generated). * features/Makefile: Updated with new descriptions. * regformats/rs6000/powerpc-vsx32l.dat: New file (generated). * regformats/rs6000/powerpc-vsx64l.dat: New file (generated). * testsuite/gdb.arch/vsx-regs.c: New source file. * testsuite/gdb.arch/vsx-regs.exp: New testcase. * testsuite/lib/gdb.exp (skip_vsx_tests): New function.
144 lines
1.2 KiB
Plaintext
144 lines
1.2 KiB
Plaintext
# DO NOT EDIT: generated from rs6000/powerpc-vsx32l.xml
|
|
name:powerpc_vsx32l
|
|
xmltarget:powerpc-vsx32l.xml
|
|
expedite:r1,pc
|
|
32:r0
|
|
32:r1
|
|
32:r2
|
|
32:r3
|
|
32:r4
|
|
32:r5
|
|
32:r6
|
|
32:r7
|
|
32:r8
|
|
32:r9
|
|
32:r10
|
|
32:r11
|
|
32:r12
|
|
32:r13
|
|
32:r14
|
|
32:r15
|
|
32:r16
|
|
32:r17
|
|
32:r18
|
|
32:r19
|
|
32:r20
|
|
32:r21
|
|
32:r22
|
|
32:r23
|
|
32:r24
|
|
32:r25
|
|
32:r26
|
|
32:r27
|
|
32:r28
|
|
32:r29
|
|
32:r30
|
|
32:r31
|
|
64:f0
|
|
64:f1
|
|
64:f2
|
|
64:f3
|
|
64:f4
|
|
64:f5
|
|
64:f6
|
|
64:f7
|
|
64:f8
|
|
64:f9
|
|
64:f10
|
|
64:f11
|
|
64:f12
|
|
64:f13
|
|
64:f14
|
|
64:f15
|
|
64:f16
|
|
64:f17
|
|
64:f18
|
|
64:f19
|
|
64:f20
|
|
64:f21
|
|
64:f22
|
|
64:f23
|
|
64:f24
|
|
64:f25
|
|
64:f26
|
|
64:f27
|
|
64:f28
|
|
64:f29
|
|
64:f30
|
|
64:f31
|
|
32:pc
|
|
32:msr
|
|
32:cr
|
|
32:lr
|
|
32:ctr
|
|
32:xer
|
|
32:fpscr
|
|
32:orig_r3
|
|
32:trap
|
|
128:vr0
|
|
128:vr1
|
|
128:vr2
|
|
128:vr3
|
|
128:vr4
|
|
128:vr5
|
|
128:vr6
|
|
128:vr7
|
|
128:vr8
|
|
128:vr9
|
|
128:vr10
|
|
128:vr11
|
|
128:vr12
|
|
128:vr13
|
|
128:vr14
|
|
128:vr15
|
|
128:vr16
|
|
128:vr17
|
|
128:vr18
|
|
128:vr19
|
|
128:vr20
|
|
128:vr21
|
|
128:vr22
|
|
128:vr23
|
|
128:vr24
|
|
128:vr25
|
|
128:vr26
|
|
128:vr27
|
|
128:vr28
|
|
128:vr29
|
|
128:vr30
|
|
128:vr31
|
|
32:vscr
|
|
32:vrsave
|
|
64:vs0h
|
|
64:vs1h
|
|
64:vs2h
|
|
64:vs3h
|
|
64:vs4h
|
|
64:vs5h
|
|
64:vs6h
|
|
64:vs7h
|
|
64:vs8h
|
|
64:vs9h
|
|
64:vs10h
|
|
64:vs11h
|
|
64:vs12h
|
|
64:vs13h
|
|
64:vs14h
|
|
64:vs15h
|
|
64:vs16h
|
|
64:vs17h
|
|
64:vs18h
|
|
64:vs19h
|
|
64:vs20h
|
|
64:vs21h
|
|
64:vs22h
|
|
64:vs23h
|
|
64:vs24h
|
|
64:vs25h
|
|
64:vs26h
|
|
64:vs27h
|
|
64:vs28h
|
|
64:vs29h
|
|
64:vs30h
|
|
64:vs31h
|