mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
cf44c9fa1b
Whenever a memory tag violation occurs, we get a SIGSEGV. Additional information can be obtained through the siginfo data structure. For AArch64 the Linux kernel may expose the fault address and tag information, if we have a synchronous event. Otherwise there is no fault address available. The synchronous event looks like this: -- (gdb) continue Continuing. Program received signal SIGSEGV, Segmentation fault Memory tag violation while accessing address 0x0500fffff7ff8000 Allocation tag 0x1. Logical tag 0x5 -- The asynchronous event looks like this: -- (gdb) continue Continuing. Program received signal SIGSEGV, Segmentation fault Memory tag violation Fault address unavailable. -- gdb/ChangeLog: 2021-03-24 Luis Machado <luis.machado@linaro.org> * aarch64-linux-tdep.c (aarch64_linux_report_signal_info): New function. (aarch64_linux_init_abi): Register aarch64_linux_report_signal_info as the report_signal_info hook. * arch/aarch64-linux.h (SEGV_MTEAERR): Define. (SEGV_MTESERR): Define.
75 lines
2.4 KiB
C
75 lines
2.4 KiB
C
/* Common Linux target-dependent definitions for AArch64 MTE
|
|
|
|
Copyright (C) 2021 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef ARCH_AARCH64_LINUX_H
|
|
#define ARCH_AARCH64_LINUX_H
|
|
|
|
#include "gdbsupport/common-defs.h"
|
|
|
|
/* Feature check for Memory Tagging Extension. */
|
|
#ifndef HWCAP2_MTE
|
|
#define HWCAP2_MTE (1 << 18)
|
|
#endif
|
|
|
|
/* The MTE regset consists of a single 64-bit register. */
|
|
#define AARCH64_LINUX_SIZEOF_MTE 8
|
|
|
|
/* We have one tag per 16 bytes of memory. */
|
|
#define AARCH64_MTE_GRANULE_SIZE 16
|
|
#define AARCH64_MTE_LOGICAL_TAG_START_BIT 56
|
|
#define AARCH64_MTE_LOGICAL_MAX_VALUE 0xf
|
|
|
|
/* Memory tagging definitions. */
|
|
#ifndef SEGV_MTEAERR
|
|
# define SEGV_MTEAERR 8
|
|
# define SEGV_MTESERR 9
|
|
#endif
|
|
|
|
/* Memory tag types for AArch64. */
|
|
enum class aarch64_memtag_type
|
|
{
|
|
/* MTE logical tag contained in pointers. */
|
|
mte_logical = 0,
|
|
/* MTE allocation tag stored in memory tag granules. */
|
|
mte_allocation
|
|
};
|
|
|
|
/* Return the number of tag granules in the memory range
|
|
[ADDR, ADDR + LEN) given GRANULE_SIZE. */
|
|
extern size_t aarch64_mte_get_tag_granules (CORE_ADDR addr, size_t len,
|
|
size_t granule_size);
|
|
|
|
/* Return the 4-bit tag made from VALUE. */
|
|
extern CORE_ADDR aarch64_mte_make_ltag_bits (CORE_ADDR value);
|
|
|
|
/* Return the 4-bit tag that can be OR-ed to an address. */
|
|
extern CORE_ADDR aarch64_mte_make_ltag (CORE_ADDR value);
|
|
|
|
/* Helper to set the logical TAG for a 64-bit ADDRESS.
|
|
|
|
It is always possible to set the logical tag. */
|
|
extern CORE_ADDR aarch64_mte_set_ltag (CORE_ADDR address, CORE_ADDR tag);
|
|
|
|
/* Helper to get the logical tag from a 64-bit ADDRESS.
|
|
|
|
It is always possible to get the logical tag. */
|
|
extern CORE_ADDR aarch64_mte_get_ltag (CORE_ADDR address);
|
|
|
|
#endif /* ARCH_AARCH64_LINUX_H */
|