Bernd Edlinger b75187cd94 sim: riscv: Fix build issue due to recent binutils commit ... The commit c144f63833 removed INSN_CLASS_A and added INSN_CLASS_ZAAMO and INSN_CLASS_ZALRSC instead, which broke the build of the sim for riscv targets. Fix that by using the new INSN_CLASS types. Fixes: c144f63833 ("RISC-V: Support B, Zaamo and Zalrsc extensions.") Approved-By: Tom Tromey <tom@tromey.com>		2024-05-09 17:04:14 +02:00
..
aarch64
arm
avr
bfin
bpf
common
cr16
cris
d10v
erc32	sim/erc32: Rename EVENT_MAX -> MAX_EVENTS	2024-03-21 10:46:23 -06:00
example-synacor
frv
ft32
h8300
igen
iq2000
lm32
m4
m32c
m32r
m68hc11
mcore
microblaze
mips
mn10300
moxie
msp430
or1k
ppc
pru
riscv	sim: riscv: Fix build issue due to recent binutils commit	2024-05-09 17:04:14 +02:00
rl78
rx
sh
testsuite
v850
.gitignore
aclocal.m4
ChangeLog-2021
config.h.in
configure
configure.ac
COPYING
gdbinit.in
MAINTAINERS
Makefile.am
Makefile.in
README-HACKING