mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
550fd7bf68
This patch is part of a series of patches to introduce a few changes to the Armv8.5-A Memory Tagging Extension. This patch removes the LDGV and STGV instructions. These instructions needed special infrastructure to support [base]! style for addressing mode. That is also removed now. Committed on behalf of Sudakshina Das. *** gas/ChangeLog *** * config/tc-aarch64.c (parse_address_main): Remove support for [base]! address expression. (parse_operands): Remove support for AARCH64_OPND_ADDR_SIMPLE_2. (warn_unpredictable_ldst): Remove support for ldstgv_indexed. * testsuite/gas/aarch64/armv8_5-a-memtag.d: Remove tests for ldgv and stgv. * testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise. * testsuite/gas/aarch64/illegal-memtag.l: Likewise. * testsuite/gas/aarch64/illegal-memtag.s: Likewise. *** include/ChangeLog *** * opcode/aarch64.h (enum aarch64_opnd): Remove AARCH64_OPND_ADDR_SIMPLE_2. (enum aarch64_insn_class): Remove ldstgv_indexed. *** opcodes/ChangeLog *** * aarch64-asm.c (aarch64_ins_addr_simple_2): Remove. * aarch64-asm.h (ins_addr_simple_2): Likeiwse. * aarch64-dis.c (aarch64_ext_addr_simple_2): Likewise. * aarch64-dis.h (ext_addr_simple_2): Likewise. * aarch64-opc.c (operand_general_constraint_met_p): Remove case for ldstgv_indexed. (aarch64_print_operand): Remove case for AARCH64_OPND_ADDR_SIMPLE_2. * aarch64-tbl.h (struct aarch64_opcode): Remove ldgv and stgv. (AARCH64_OPERANDS): Remove ADDR_SIMPLE_2. * aarch64-asm-2.c: Regenerated. * aarch64-dis-2.c: Regenerated. * aarch64-opc-2.c: Regenerated.
106 lines
4.1 KiB
C
106 lines
4.1 KiB
C
/* aarch64-asm.h -- Header file for aarch64-asm.c and aarch64-asm-2.c.
|
|
Copyright (C) 2012-2019 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING3. If not,
|
|
see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef OPCODES_AARCH64_ASM_H
|
|
#define OPCODES_AARCH64_ASM_H
|
|
|
|
#include "aarch64-opc.h"
|
|
|
|
/* Given OPCODE, return the opcode entry that OPCODE aliases to, e.g.
|
|
given LSL, return UBFM. */
|
|
|
|
const aarch64_opcode* aarch64_find_real_opcode (const aarch64_opcode *);
|
|
|
|
/* Switch-table-based high-level operand inserter. */
|
|
|
|
bfd_boolean aarch64_insert_operand (const aarch64_operand *,
|
|
const aarch64_opnd_info *, aarch64_insn *,
|
|
const aarch64_inst *,
|
|
aarch64_operand_error *);
|
|
|
|
/* Operand inserters. */
|
|
|
|
#define AARCH64_DECL_OPD_INSERTER(x) \
|
|
bfd_boolean aarch64_##x (const aarch64_operand *, const aarch64_opnd_info *, \
|
|
aarch64_insn *, const aarch64_inst *, \
|
|
aarch64_operand_error *)
|
|
|
|
AARCH64_DECL_OPD_INSERTER (ins_regno);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reglane);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist_r);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_elemlist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_shift);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_half);
|
|
AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_modified);
|
|
AARCH64_DECL_OPD_INSERTER (ins_fpimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_fbits);
|
|
AARCH64_DECL_OPD_INSERTER (ins_aimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_limm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_inv_limm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ft);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simple);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_offset);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_regoff);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simm10);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_uimm12);
|
|
AARCH64_DECL_OPD_INSERTER (ins_simd_addr_post);
|
|
AARCH64_DECL_OPD_INSERTER (ins_cond);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sysreg);
|
|
AARCH64_DECL_OPD_INSERTER (ins_pstatefield);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sysins_op);
|
|
AARCH64_DECL_OPD_INSERTER (ins_barrier);
|
|
AARCH64_DECL_OPD_INSERTER (ins_hint);
|
|
AARCH64_DECL_OPD_INSERTER (ins_prfop);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reg_extended);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reg_shifted);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s6xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s9xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_u6);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rr_lsl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rz_xtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zi_u5);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_lsl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_sxtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_uxtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_aimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_asimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_one);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_two);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_zero_one);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_index);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_limm_mov);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_quad_index);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_scale);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_shlimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_shrimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_rotate1);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_rotate2);
|
|
|
|
#undef AARCH64_DECL_OPD_INSERTER
|
|
|
|
#endif /* OPCODES_AARCH64_ASM_H */
|