mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2025-02-11 13:02:10 +08:00
9306ca4a20
2004-11-04 Jan Beulich <jbeulich@novell.com> * config/tc-i386.c (set_intel_syntax): Allow % in symbol names when intel syntax and no register prefix, allow $ in symbol names when intel syntax. (set_16bit_gcc_code_flag): Replace literal 'l' by LONG_MNEM_SUFFIX. (intel_float_operand): Add fourth return value indicating math control operations. Make classification more precise. (md_assemble): Complain if memory operand of mov[sz]x has no size specified. (parse_insn): Translate word operands to floating point instructions operating on integers as well as control instructions to short ones as expected by AT&T syntax. Translate 'd' suffix to short one only for floating point instructions operating on non-integer operands. (match_template): Remove fldcw special case. Adjust q-suffix handling to permit it on fild/fistp/fisttp in AT&T mode. (process_suffix): Don't guess DefaultSize insns' suffix from stackop_size for certain floating point control instructions. Guess suffix for branch and [ls][gi]dt based on flag_code. Split error messages for Intel and AT&T syntax, and make the condition more strict for the former. Adjust suppressing of generation of operand size overrides. (intel parser): Allow the full set of MASM operators. Add FWORD, TBYTE, OWORD, and XMMWORD operand size specifiers (TBYTE replaces XWORD). Add more error checking. * config/tc-i386.h (BYTE_PTR WORD_PTR DWORD_PTR QWORD_PTR XWORD_PTR SHORT OFFSET_FLAT FLAT NONE_FOUND): Remove unused defines. gas/testsuite/ 2004-11-04 Jan Beulich <jbeulich@novell.com> * gas/i386/i386.exp: Execute new tests intelbad and intelok. * gas/i386/intelbad.[sl]: New test to check for various things not permitted in Intel mode. * gas/i386/intel.d, gas/i386/opcode.d, gas/i386/x86-64-opcode.d: Adjust for change to segment register store. * gas/i386/intelok.[sd]: New test to check various Intel mode specific things get handled correctly. * gas/i386/x86_64.[sd]: Remove unsupported constructs referring to 'high' and 'low' parts of an operand, which the parser previously accepted while neither telling that it's not supported nor that it ignored the remainder of the line following these supposed keywords. include/opcode/ 2004-11-04 Jan Beulich <jbeulich@novell.com> * i386.h (sldx_Suf): Remove. (FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize. (q_FP): Define, implying no REX64. (x_FP, sl_FP): Imply FloatMF. (i386_optab): Split reg and mem forms of moving from segment registers so that the memory forms can ignore the 16-/32-bit operand size distinction. Adjust a few others for Intel mode. Remove *FP uses from all non-floating-point instructions. Unite 32- and 64-bit forms of movsx, movzx, and movd. Adjust floating point operations for the above changes to the *FP macros. Add DefaultSize to floating point control insns operating on larger memory ranges. Remove left over comments hinting at certain insns being Intel-syntax ones where the ones actually meant are already gone. opcodes/ 2004-11-04 Jan Beulich <jbeulich@novell.com> * i386-dis.c (Eq, Edqw, indirEp, Gdq, I1): Define. (indirEb): Remove. (Mp): Use f_mode rather than none at all. (t_mode, dq_mode, dqw_mode, f_mode, const_1_mode): Define. t_mode replaces what previously was x_mode; x_mode now means 128-bit SSE operands. (dis386): Make far jumps and calls have an 'l' prefix only in AT&T mode. movmskpX's, pextrw's, and pmovmskb's first operands are Gdq. pinsrw's second operand is Edqw. (grps): 1-bit shifts' and rotates' second operands are I1. cmpxchg8b's operand is Eq. movntq's and movntdq's first operands are EM. s[gi]dt, fldenv, frstor, fsave, fstenv all should also have suffixes in Intel mode when an operand size override is present or always suffixing. More instructions will need to be added to this group. (putop): Handle new macro chars 'C' (short/long suffix selector), 'I' (Intel mode override for following macro char), and 'J' (for adding the 'l' prefix to far branches in AT&T mode). When an alternative was specified in the template, honor macro character when specified for Intel mode. (OP_E): Handle new *_mode values. Correct pointer specifications for memory operands. Consolidate output of index register. (OP_G): Handle new *_mode values. (OP_I): Handle const_1_mode. (OP_ESreg, OP_DSreg): Generate pointer specifications. Indicate respective opcode prefix bits have been consumed. (OP_EM, OP_EX): Provide some default handling for generating pointer specifications. |
||
|---|---|---|
| .. | ||
| aout_gnu.h | ||
| atof-ieee.c | ||
| atof-tahoe.c | ||
| atof-vax.c | ||
| e-crisaout.c | ||
| e-criself.c | ||
| e-i386aout.c | ||
| e-i386coff.c | ||
| e-i386elf.c | ||
| e-mipsecoff.c | ||
| e-mipself.c | ||
| itbl-mips.h | ||
| m68k-parse.h | ||
| m68k-parse.y | ||
| m88k-opcode.h | ||
| obj-aout.c | ||
| obj-aout.h | ||
| obj-bout.c | ||
| obj-bout.h | ||
| obj-coff.c | ||
| obj-coff.h | ||
| obj-ecoff.c | ||
| obj-ecoff.h | ||
| obj-elf.c | ||
| obj-elf.h | ||
| obj-evax.c | ||
| obj-evax.h | ||
| obj-hp300.c | ||
| obj-hp300.h | ||
| obj-ieee.c | ||
| obj-ieee.h | ||
| obj-multi.c | ||
| obj-multi.h | ||
| obj-som.c | ||
| obj-som.h | ||
| obj-vms.c | ||
| obj-vms.h | ||
| tc-a29k.c | ||
| tc-a29k.h | ||
| tc-alpha.c | ||
| tc-alpha.h | ||
| tc-arc.c | ||
| tc-arc.h | ||
| tc-arm.c | ||
| tc-arm.h | ||
| tc-avr.c | ||
| tc-avr.h | ||
| tc-cris.c | ||
| tc-cris.h | ||
| tc-crx.c | ||
| tc-crx.h | ||
| tc-d10v.c | ||
| tc-d10v.h | ||
| tc-d30v.c | ||
| tc-d30v.h | ||
| tc-dlx.c | ||
| tc-dlx.h | ||
| tc-fr30.c | ||
| tc-fr30.h | ||
| tc-frv.c | ||
| tc-frv.h | ||
| tc-generic.c | ||
| tc-generic.h | ||
| tc-h8300.c | ||
| tc-h8300.h | ||
| tc-h8500.c | ||
| tc-h8500.h | ||
| tc-hppa.c | ||
| tc-hppa.h | ||
| tc-i370.c | ||
| tc-i370.h | ||
| tc-i386.c | ||
| tc-i386.h | ||
| tc-i860.c | ||
| tc-i860.h | ||
| tc-i960.c | ||
| tc-i960.h | ||
| tc-ia64.c | ||
| tc-ia64.h | ||
| tc-ip2k.c | ||
| tc-ip2k.h | ||
| tc-iq2000.c | ||
| tc-iq2000.h | ||
| tc-m32r.c | ||
| tc-m32r.h | ||
| tc-m68hc11.c | ||
| tc-m68hc11.h | ||
| tc-m68k.c | ||
| tc-m68k.h | ||
| tc-m88k.c | ||
| tc-m88k.h | ||
| tc-m68851.h | ||
| tc-mcore.c | ||
| tc-mcore.h | ||
| tc-mips.c | ||
| tc-mips.h | ||
| tc-mmix.c | ||
| tc-mmix.h | ||
| tc-mn10200.c | ||
| tc-mn10200.h | ||
| tc-mn10300.c | ||
| tc-mn10300.h | ||
| tc-msp430.c | ||
| tc-msp430.h | ||
| tc-ns32k.c | ||
| tc-ns32k.h | ||
| tc-openrisc.c | ||
| tc-openrisc.h | ||
| tc-or32.c | ||
| tc-or32.h | ||
| tc-pdp11.c | ||
| tc-pdp11.h | ||
| tc-pj.c | ||
| tc-pj.h | ||
| tc-ppc.c | ||
| tc-ppc.h | ||
| tc-s390.c | ||
| tc-s390.h | ||
| tc-sh64.c | ||
| tc-sh64.h | ||
| tc-sh.c | ||
| tc-sh.h | ||
| tc-sparc.c | ||
| tc-sparc.h | ||
| tc-tahoe.c | ||
| tc-tahoe.h | ||
| tc-tic4x.c | ||
| tc-tic4x.h | ||
| tc-tic30.c | ||
| tc-tic30.h | ||
| tc-tic54x.c | ||
| tc-tic54x.h | ||
| tc-tic80.c | ||
| tc-tic80.h | ||
| tc-v850.c | ||
| tc-v850.h | ||
| tc-vax.c | ||
| tc-vax.h | ||
| tc-w65.c | ||
| tc-w65.h | ||
| tc-xstormy16.c | ||
| tc-xstormy16.h | ||
| tc-xtensa.c | ||
| tc-xtensa.h | ||
| tc-z8k.c | ||
| tc-z8k.h | ||
| te-386bsd.h | ||
| te-aix5.h | ||
| te-aux.h | ||
| te-delt88.h | ||
| te-delta.h | ||
| te-dpx2.h | ||
| te-dynix.h | ||
| te-epoc-pe.h | ||
| te-freebsd.h | ||
| te-generic.h | ||
| te-go32.h | ||
| te-hp300.h | ||
| te-hppa64.h | ||
| te-hppa.h | ||
| te-hppalinux64.h | ||
| te-hpux.h | ||
| te-i386aix.h | ||
| te-ia64aix.h | ||
| te-ic960.h | ||
| te-interix.h | ||
| te-irix.h | ||
| te-linux.h | ||
| te-lnews.h | ||
| te-lynx.h | ||
| te-mach.h | ||
| te-macos.h | ||
| te-nbsd532.h | ||
| te-nbsd.h | ||
| te-netware.h | ||
| te-pc532mach.h | ||
| te-pe.h | ||
| te-psos.h | ||
| te-riscix.h | ||
| te-sparcaout.h | ||
| te-sun3.h | ||
| te-svr4.h | ||
| te-symbian.h | ||
| te-sysv32.h | ||
| te-tmips.h | ||
| te-wince-pe.h | ||
| vax-inst.h | ||
| vms-a-conf.h | ||
| vms-conf.h | ||
| xtensa-istack.h | ||
| xtensa-relax.c | ||
| xtensa-relax.h | ||